Sensor de vibração MQTT - Trabalho de conclusão de curso V01
stm32l475xx.h
Go to the documentation of this file.
1
34#ifndef __STM32L475xx_H
35#define __STM32L475xx_H
36
37#ifdef __cplusplus
38 extern "C" {
39#endif /* __cplusplus */
40
48#define __CM4_REV 0x0001
49#define __MPU_PRESENT 1
50#define __NVIC_PRIO_BITS 4
51#define __Vendor_SysTickConfig 0
52#define __FPU_PRESENT 1
66typedef enum
67{
68/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
69 NonMaskableInt_IRQn = -14,
70 HardFault_IRQn = -13,
71 MemoryManagement_IRQn = -12,
72 BusFault_IRQn = -11,
73 UsageFault_IRQn = -10,
74 SVCall_IRQn = -5,
75 DebugMonitor_IRQn = -4,
76 PendSV_IRQn = -2,
77 SysTick_IRQn = -1,
78/****** STM32 specific Interrupt Numbers **********************************************************************/
79 WWDG_IRQn = 0,
80 PVD_PVM_IRQn = 1,
81 TAMP_STAMP_IRQn = 2,
82 RTC_WKUP_IRQn = 3,
83 FLASH_IRQn = 4,
84 RCC_IRQn = 5,
85 EXTI0_IRQn = 6,
86 EXTI1_IRQn = 7,
87 EXTI2_IRQn = 8,
88 EXTI3_IRQn = 9,
89 EXTI4_IRQn = 10,
90 DMA1_Channel1_IRQn = 11,
91 DMA1_Channel2_IRQn = 12,
92 DMA1_Channel3_IRQn = 13,
93 DMA1_Channel4_IRQn = 14,
94 DMA1_Channel5_IRQn = 15,
95 DMA1_Channel6_IRQn = 16,
96 DMA1_Channel7_IRQn = 17,
97 ADC1_2_IRQn = 18,
98 CAN1_TX_IRQn = 19,
99 CAN1_RX0_IRQn = 20,
100 CAN1_RX1_IRQn = 21,
101 CAN1_SCE_IRQn = 22,
102 EXTI9_5_IRQn = 23,
103 TIM1_BRK_TIM15_IRQn = 24,
104 TIM1_UP_TIM16_IRQn = 25,
105 TIM1_TRG_COM_TIM17_IRQn = 26,
106 TIM1_CC_IRQn = 27,
107 TIM2_IRQn = 28,
108 TIM3_IRQn = 29,
109 TIM4_IRQn = 30,
110 I2C1_EV_IRQn = 31,
111 I2C1_ER_IRQn = 32,
112 I2C2_EV_IRQn = 33,
113 I2C2_ER_IRQn = 34,
114 SPI1_IRQn = 35,
115 SPI2_IRQn = 36,
116 USART1_IRQn = 37,
117 USART2_IRQn = 38,
118 USART3_IRQn = 39,
119 EXTI15_10_IRQn = 40,
120 RTC_Alarm_IRQn = 41,
121 DFSDM1_FLT3_IRQn = 42,
122 TIM8_BRK_IRQn = 43,
123 TIM8_UP_IRQn = 44,
124 TIM8_TRG_COM_IRQn = 45,
125 TIM8_CC_IRQn = 46,
126 ADC3_IRQn = 47,
127 FMC_IRQn = 48,
128 SDMMC1_IRQn = 49,
129 TIM5_IRQn = 50,
130 SPI3_IRQn = 51,
131 UART4_IRQn = 52,
132 UART5_IRQn = 53,
133 TIM6_DAC_IRQn = 54,
134 TIM7_IRQn = 55,
135 DMA2_Channel1_IRQn = 56,
136 DMA2_Channel2_IRQn = 57,
137 DMA2_Channel3_IRQn = 58,
138 DMA2_Channel4_IRQn = 59,
139 DMA2_Channel5_IRQn = 60,
140 DFSDM1_FLT0_IRQn = 61,
141 DFSDM1_FLT1_IRQn = 62,
142 DFSDM1_FLT2_IRQn = 63,
143 COMP_IRQn = 64,
144 LPTIM1_IRQn = 65,
145 LPTIM2_IRQn = 66,
146 OTG_FS_IRQn = 67,
147 DMA2_Channel6_IRQn = 68,
148 DMA2_Channel7_IRQn = 69,
149 LPUART1_IRQn = 70,
150 QUADSPI_IRQn = 71,
151 I2C3_EV_IRQn = 72,
152 I2C3_ER_IRQn = 73,
153 SAI1_IRQn = 74,
154 SAI2_IRQn = 75,
155 SWPMI1_IRQn = 76,
156 TSC_IRQn = 77,
157 RNG_IRQn = 80,
158 FPU_IRQn = 81
159} IRQn_Type;
160
165#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
166#include "system_stm32l4xx.h"
167#include <stdint.h>
168
177typedef struct
178{
179 __IO uint32_t ISR;
180 __IO uint32_t IER;
181 __IO uint32_t CR;
182 __IO uint32_t CFGR;
183 __IO uint32_t CFGR2;
184 __IO uint32_t SMPR1;
185 __IO uint32_t SMPR2;
186 uint32_t RESERVED1;
187 __IO uint32_t TR1;
188 __IO uint32_t TR2;
189 __IO uint32_t TR3;
190 uint32_t RESERVED2;
191 __IO uint32_t SQR1;
192 __IO uint32_t SQR2;
193 __IO uint32_t SQR3;
194 __IO uint32_t SQR4;
195 __IO uint32_t DR;
196 uint32_t RESERVED3;
197 uint32_t RESERVED4;
198 __IO uint32_t JSQR;
199 uint32_t RESERVED5[4];
200 __IO uint32_t OFR1;
201 __IO uint32_t OFR2;
202 __IO uint32_t OFR3;
203 __IO uint32_t OFR4;
204 uint32_t RESERVED6[4];
205 __IO uint32_t JDR1;
206 __IO uint32_t JDR2;
207 __IO uint32_t JDR3;
208 __IO uint32_t JDR4;
209 uint32_t RESERVED7[4];
210 __IO uint32_t AWD2CR;
211 __IO uint32_t AWD3CR;
212 uint32_t RESERVED8;
213 uint32_t RESERVED9;
214 __IO uint32_t DIFSEL;
215 __IO uint32_t CALFACT;
217} ADC_TypeDef;
218
219typedef struct
220{
221 __IO uint32_t CSR;
222 uint32_t RESERVED;
223 __IO uint32_t CCR;
224 __IO uint32_t CDR;
225} ADC_Common_TypeDef;
226
227
232typedef struct
233{
234 __IO uint32_t TIR;
235 __IO uint32_t TDTR;
236 __IO uint32_t TDLR;
237 __IO uint32_t TDHR;
238} CAN_TxMailBox_TypeDef;
239
244typedef struct
245{
246 __IO uint32_t RIR;
247 __IO uint32_t RDTR;
248 __IO uint32_t RDLR;
249 __IO uint32_t RDHR;
250} CAN_FIFOMailBox_TypeDef;
251
256typedef struct
257{
258 __IO uint32_t FR1;
259 __IO uint32_t FR2;
260} CAN_FilterRegister_TypeDef;
261
266typedef struct
267{
268 __IO uint32_t MCR;
269 __IO uint32_t MSR;
270 __IO uint32_t TSR;
271 __IO uint32_t RF0R;
272 __IO uint32_t RF1R;
273 __IO uint32_t IER;
274 __IO uint32_t ESR;
275 __IO uint32_t BTR;
276 uint32_t RESERVED0[88];
277 CAN_TxMailBox_TypeDef sTxMailBox[3];
278 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
279 uint32_t RESERVED1[12];
280 __IO uint32_t FMR;
281 __IO uint32_t FM1R;
282 uint32_t RESERVED2;
283 __IO uint32_t FS1R;
284 uint32_t RESERVED3;
285 __IO uint32_t FFA1R;
286 uint32_t RESERVED4;
287 __IO uint32_t FA1R;
288 uint32_t RESERVED5[8];
289 CAN_FilterRegister_TypeDef sFilterRegister[28];
290} CAN_TypeDef;
291
292
297typedef struct
298{
299 __IO uint32_t CSR;
300} COMP_TypeDef;
301
302typedef struct
303{
304 __IO uint32_t CSR;
305} COMP_Common_TypeDef;
306
311typedef struct
312{
313 __IO uint32_t DR;
314 __IO uint8_t IDR;
315 uint8_t RESERVED0;
316 uint16_t RESERVED1;
317 __IO uint32_t CR;
318 uint32_t RESERVED2;
319 __IO uint32_t INIT;
320 __IO uint32_t POL;
321} CRC_TypeDef;
322
327typedef struct
328{
329 __IO uint32_t CR;
330 __IO uint32_t SWTRIGR;
331 __IO uint32_t DHR12R1;
332 __IO uint32_t DHR12L1;
333 __IO uint32_t DHR8R1;
334 __IO uint32_t DHR12R2;
335 __IO uint32_t DHR12L2;
336 __IO uint32_t DHR8R2;
337 __IO uint32_t DHR12RD;
338 __IO uint32_t DHR12LD;
339 __IO uint32_t DHR8RD;
340 __IO uint32_t DOR1;
341 __IO uint32_t DOR2;
342 __IO uint32_t SR;
343 __IO uint32_t CCR;
344 __IO uint32_t MCR;
345 __IO uint32_t SHSR1;
346 __IO uint32_t SHSR2;
347 __IO uint32_t SHHR;
348 __IO uint32_t SHRR;
349} DAC_TypeDef;
350
354typedef struct
355{
356 __IO uint32_t FLTCR1;
357 __IO uint32_t FLTCR2;
358 __IO uint32_t FLTISR;
359 __IO uint32_t FLTICR;
360 __IO uint32_t FLTJCHGR;
361 __IO uint32_t FLTFCR;
362 __IO uint32_t FLTJDATAR;
363 __IO uint32_t FLTRDATAR;
364 __IO uint32_t FLTAWHTR;
365 __IO uint32_t FLTAWLTR;
366 __IO uint32_t FLTAWSR;
367 __IO uint32_t FLTAWCFR;
368 __IO uint32_t FLTEXMAX;
369 __IO uint32_t FLTEXMIN;
370 __IO uint32_t FLTCNVTIMR;
371} DFSDM_Filter_TypeDef;
372
376typedef struct
377{
378 __IO uint32_t CHCFGR1;
379 __IO uint32_t CHCFGR2;
380 __IO uint32_t CHAWSCDR;
382 __IO uint32_t CHWDATAR;
383 __IO uint32_t CHDATINR;
384} DFSDM_Channel_TypeDef;
385
390typedef struct
391{
392 __IO uint32_t IDCODE;
393 __IO uint32_t CR;
394 __IO uint32_t APB1FZR1;
395 __IO uint32_t APB1FZR2;
396 __IO uint32_t APB2FZ;
397} DBGMCU_TypeDef;
398
399
404typedef struct
405{
406 __IO uint32_t CCR;
407 __IO uint32_t CNDTR;
408 __IO uint32_t CPAR;
409 __IO uint32_t CMAR;
410} DMA_Channel_TypeDef;
411
412typedef struct
413{
414 __IO uint32_t ISR;
415 __IO uint32_t IFCR;
416} DMA_TypeDef;
417
418typedef struct
419{
420 __IO uint32_t CSELR;
421} DMA_Request_TypeDef;
422
423/* Legacy define */
424#define DMA_request_TypeDef DMA_Request_TypeDef
425
426
431typedef struct
432{
433 __IO uint32_t IMR1;
434 __IO uint32_t EMR1;
435 __IO uint32_t RTSR1;
436 __IO uint32_t FTSR1;
437 __IO uint32_t SWIER1;
438 __IO uint32_t PR1;
439 uint32_t RESERVED1;
440 uint32_t RESERVED2;
441 __IO uint32_t IMR2;
442 __IO uint32_t EMR2;
443 __IO uint32_t RTSR2;
444 __IO uint32_t FTSR2;
445 __IO uint32_t SWIER2;
446 __IO uint32_t PR2;
447} EXTI_TypeDef;
448
449
454typedef struct
455{
456 __IO uint32_t CSSA;
457 __IO uint32_t CSL;
458 __IO uint32_t NVDSSA;
459 __IO uint32_t NVDSL;
460 __IO uint32_t VDSSA ;
461 __IO uint32_t VDSL ;
462 uint32_t RESERVED1;
463 uint32_t RESERVED2;
464 __IO uint32_t CR ;
465} FIREWALL_TypeDef;
466
467
472typedef struct
473{
474 __IO uint32_t ACR;
475 __IO uint32_t PDKEYR;
476 __IO uint32_t KEYR;
477 __IO uint32_t OPTKEYR;
478 __IO uint32_t SR;
479 __IO uint32_t CR;
480 __IO uint32_t ECCR;
481 __IO uint32_t RESERVED1;
482 __IO uint32_t OPTR;
483 __IO uint32_t PCROP1SR;
484 __IO uint32_t PCROP1ER;
485 __IO uint32_t WRP1AR;
486 __IO uint32_t WRP1BR;
487 uint32_t RESERVED2[4];
488 __IO uint32_t PCROP2SR;
489 __IO uint32_t PCROP2ER;
490 __IO uint32_t WRP2AR;
491 __IO uint32_t WRP2BR;
492} FLASH_TypeDef;
493
494
499typedef struct
500{
501 __IO uint32_t BTCR[8];
502} FMC_Bank1_TypeDef;
503
508typedef struct
509{
510 __IO uint32_t BWTR[7];
511} FMC_Bank1E_TypeDef;
512
517typedef struct
518{
519 __IO uint32_t PCR;
520 __IO uint32_t SR;
521 __IO uint32_t PMEM;
522 __IO uint32_t PATT;
523 uint32_t RESERVED0;
524 __IO uint32_t ECCR;
525} FMC_Bank3_TypeDef;
526
531typedef struct
532{
533 __IO uint32_t MODER;
534 __IO uint32_t OTYPER;
535 __IO uint32_t OSPEEDR;
536 __IO uint32_t PUPDR;
537 __IO uint32_t IDR;
538 __IO uint32_t ODR;
539 __IO uint32_t BSRR;
540 __IO uint32_t LCKR;
541 __IO uint32_t AFR[2];
542 __IO uint32_t BRR;
543 __IO uint32_t ASCR;
545} GPIO_TypeDef;
546
547
552typedef struct
553{
554 __IO uint32_t CR1;
555 __IO uint32_t CR2;
556 __IO uint32_t OAR1;
557 __IO uint32_t OAR2;
558 __IO uint32_t TIMINGR;
559 __IO uint32_t TIMEOUTR;
560 __IO uint32_t ISR;
561 __IO uint32_t ICR;
562 __IO uint32_t PECR;
563 __IO uint32_t RXDR;
564 __IO uint32_t TXDR;
565} I2C_TypeDef;
566
571typedef struct
572{
573 __IO uint32_t KR;
574 __IO uint32_t PR;
575 __IO uint32_t RLR;
576 __IO uint32_t SR;
577 __IO uint32_t WINR;
578} IWDG_TypeDef;
579
583typedef struct
584{
585 __IO uint32_t ISR;
586 __IO uint32_t ICR;
587 __IO uint32_t IER;
588 __IO uint32_t CFGR;
589 __IO uint32_t CR;
590 __IO uint32_t CMP;
591 __IO uint32_t ARR;
592 __IO uint32_t CNT;
593 __IO uint32_t OR;
594} LPTIM_TypeDef;
595
600typedef struct
601{
602 __IO uint32_t CSR;
603 __IO uint32_t OTR;
604 __IO uint32_t LPOTR;
605} OPAMP_TypeDef;
606
607typedef struct
608{
609 __IO uint32_t CSR;
610} OPAMP_Common_TypeDef;
611
616typedef struct
617{
618 __IO uint32_t CR1;
619 __IO uint32_t CR2;
620 __IO uint32_t CR3;
621 __IO uint32_t CR4;
622 __IO uint32_t SR1;
623 __IO uint32_t SR2;
624 __IO uint32_t SCR;
625 uint32_t RESERVED;
626 __IO uint32_t PUCRA;
627 __IO uint32_t PDCRA;
628 __IO uint32_t PUCRB;
629 __IO uint32_t PDCRB;
630 __IO uint32_t PUCRC;
631 __IO uint32_t PDCRC;
632 __IO uint32_t PUCRD;
633 __IO uint32_t PDCRD;
634 __IO uint32_t PUCRE;
635 __IO uint32_t PDCRE;
636 __IO uint32_t PUCRF;
637 __IO uint32_t PDCRF;
638 __IO uint32_t PUCRG;
639 __IO uint32_t PDCRG;
640 __IO uint32_t PUCRH;
641 __IO uint32_t PDCRH;
642} PWR_TypeDef;
643
644
649typedef struct
650{
651 __IO uint32_t CR;
652 __IO uint32_t DCR;
653 __IO uint32_t SR;
654 __IO uint32_t FCR;
655 __IO uint32_t DLR;
656 __IO uint32_t CCR;
657 __IO uint32_t AR;
658 __IO uint32_t ABR;
659 __IO uint32_t DR;
660 __IO uint32_t PSMKR;
661 __IO uint32_t PSMAR;
662 __IO uint32_t PIR;
663 __IO uint32_t LPTR;
664} QUADSPI_TypeDef;
665
666
671typedef struct
672{
673 __IO uint32_t CR;
674 __IO uint32_t ICSCR;
675 __IO uint32_t CFGR;
676 __IO uint32_t PLLCFGR;
677 __IO uint32_t PLLSAI1CFGR;
678 __IO uint32_t PLLSAI2CFGR;
679 __IO uint32_t CIER;
680 __IO uint32_t CIFR;
681 __IO uint32_t CICR;
682 uint32_t RESERVED0;
683 __IO uint32_t AHB1RSTR;
684 __IO uint32_t AHB2RSTR;
685 __IO uint32_t AHB3RSTR;
686 uint32_t RESERVED1;
687 __IO uint32_t APB1RSTR1;
688 __IO uint32_t APB1RSTR2;
689 __IO uint32_t APB2RSTR;
690 uint32_t RESERVED2;
691 __IO uint32_t AHB1ENR;
692 __IO uint32_t AHB2ENR;
693 __IO uint32_t AHB3ENR;
694 uint32_t RESERVED3;
695 __IO uint32_t APB1ENR1;
696 __IO uint32_t APB1ENR2;
697 __IO uint32_t APB2ENR;
698 uint32_t RESERVED4;
699 __IO uint32_t AHB1SMENR;
700 __IO uint32_t AHB2SMENR;
701 __IO uint32_t AHB3SMENR;
702 uint32_t RESERVED5;
703 __IO uint32_t APB1SMENR1;
704 __IO uint32_t APB1SMENR2;
705 __IO uint32_t APB2SMENR;
706 uint32_t RESERVED6;
707 __IO uint32_t CCIPR;
708 uint32_t RESERVED7;
709 __IO uint32_t BDCR;
710 __IO uint32_t CSR;
711} RCC_TypeDef;
712
717typedef struct
718{
719 __IO uint32_t TR;
720 __IO uint32_t DR;
721 __IO uint32_t CR;
722 __IO uint32_t ISR;
723 __IO uint32_t PRER;
724 __IO uint32_t WUTR;
725 uint32_t reserved;
726 __IO uint32_t ALRMAR;
727 __IO uint32_t ALRMBR;
728 __IO uint32_t WPR;
729 __IO uint32_t SSR;
730 __IO uint32_t SHIFTR;
731 __IO uint32_t TSTR;
732 __IO uint32_t TSDR;
733 __IO uint32_t TSSSR;
734 __IO uint32_t CALR;
735 __IO uint32_t TAMPCR;
736 __IO uint32_t ALRMASSR;
737 __IO uint32_t ALRMBSSR;
738 __IO uint32_t OR;
739 __IO uint32_t BKP0R;
740 __IO uint32_t BKP1R;
741 __IO uint32_t BKP2R;
742 __IO uint32_t BKP3R;
743 __IO uint32_t BKP4R;
744 __IO uint32_t BKP5R;
745 __IO uint32_t BKP6R;
746 __IO uint32_t BKP7R;
747 __IO uint32_t BKP8R;
748 __IO uint32_t BKP9R;
749 __IO uint32_t BKP10R;
750 __IO uint32_t BKP11R;
751 __IO uint32_t BKP12R;
752 __IO uint32_t BKP13R;
753 __IO uint32_t BKP14R;
754 __IO uint32_t BKP15R;
755 __IO uint32_t BKP16R;
756 __IO uint32_t BKP17R;
757 __IO uint32_t BKP18R;
758 __IO uint32_t BKP19R;
759 __IO uint32_t BKP20R;
760 __IO uint32_t BKP21R;
761 __IO uint32_t BKP22R;
762 __IO uint32_t BKP23R;
763 __IO uint32_t BKP24R;
764 __IO uint32_t BKP25R;
765 __IO uint32_t BKP26R;
766 __IO uint32_t BKP27R;
767 __IO uint32_t BKP28R;
768 __IO uint32_t BKP29R;
769 __IO uint32_t BKP30R;
770 __IO uint32_t BKP31R;
771} RTC_TypeDef;
772
777typedef struct
778{
779 __IO uint32_t GCR;
780} SAI_TypeDef;
781
782typedef struct
783{
784 __IO uint32_t CR1;
785 __IO uint32_t CR2;
786 __IO uint32_t FRCR;
787 __IO uint32_t SLOTR;
788 __IO uint32_t IMR;
789 __IO uint32_t SR;
790 __IO uint32_t CLRFR;
791 __IO uint32_t DR;
792} SAI_Block_TypeDef;
793
794
799typedef struct
800{
801 __IO uint32_t POWER;
802 __IO uint32_t CLKCR;
803 __IO uint32_t ARG;
804 __IO uint32_t CMD;
805 __I uint32_t RESPCMD;
806 __I uint32_t RESP1;
807 __I uint32_t RESP2;
808 __I uint32_t RESP3;
809 __I uint32_t RESP4;
810 __IO uint32_t DTIMER;
811 __IO uint32_t DLEN;
812 __IO uint32_t DCTRL;
813 __I uint32_t DCOUNT;
814 __I uint32_t STA;
815 __IO uint32_t ICR;
816 __IO uint32_t MASK;
817 uint32_t RESERVED0[2];
818 __I uint32_t FIFOCNT;
819 uint32_t RESERVED1[13];
820 __IO uint32_t FIFO;
821} SDMMC_TypeDef;
822
823
828typedef struct
829{
830 __IO uint32_t CR1;
831 __IO uint32_t CR2;
832 __IO uint32_t SR;
833 __IO uint32_t DR;
834 __IO uint32_t CRCPR;
835 __IO uint32_t RXCRCR;
836 __IO uint32_t TXCRCR;
837} SPI_TypeDef;
838
839
844typedef struct
845{
846 __IO uint32_t CR;
847 __IO uint32_t BRR;
848 uint32_t RESERVED1;
849 __IO uint32_t ISR;
850 __IO uint32_t ICR;
851 __IO uint32_t IER;
852 __IO uint32_t RFL;
853 __IO uint32_t TDR;
854 __IO uint32_t RDR;
855 __IO uint32_t OR;
856} SWPMI_TypeDef;
857
858
863typedef struct
864{
865 __IO uint32_t MEMRMP;
866 __IO uint32_t CFGR1;
867 __IO uint32_t EXTICR[4];
868 __IO uint32_t SCSR;
869 __IO uint32_t CFGR2;
870 __IO uint32_t SWPR;
871 __IO uint32_t SKR;
872} SYSCFG_TypeDef;
873
874
879typedef struct
880{
881 __IO uint32_t CR1;
882 __IO uint32_t CR2;
883 __IO uint32_t SMCR;
884 __IO uint32_t DIER;
885 __IO uint32_t SR;
886 __IO uint32_t EGR;
887 __IO uint32_t CCMR1;
888 __IO uint32_t CCMR2;
889 __IO uint32_t CCER;
890 __IO uint32_t CNT;
891 __IO uint32_t PSC;
892 __IO uint32_t ARR;
893 __IO uint32_t RCR;
894 __IO uint32_t CCR1;
895 __IO uint32_t CCR2;
896 __IO uint32_t CCR3;
897 __IO uint32_t CCR4;
898 __IO uint32_t BDTR;
899 __IO uint32_t DCR;
900 __IO uint32_t DMAR;
901 __IO uint32_t OR1;
902 __IO uint32_t CCMR3;
903 __IO uint32_t CCR5;
904 __IO uint32_t CCR6;
905 __IO uint32_t OR2;
906 __IO uint32_t OR3;
907} TIM_TypeDef;
908
909
914typedef struct
915{
916 __IO uint32_t CR;
917 __IO uint32_t IER;
918 __IO uint32_t ICR;
919 __IO uint32_t ISR;
920 __IO uint32_t IOHCR;
921 uint32_t RESERVED1;
922 __IO uint32_t IOASCR;
923 uint32_t RESERVED2;
924 __IO uint32_t IOSCR;
925 uint32_t RESERVED3;
926 __IO uint32_t IOCCR;
927 uint32_t RESERVED4;
928 __IO uint32_t IOGCSR;
929 __IO uint32_t IOGXCR[8];
930} TSC_TypeDef;
931
936typedef struct
937{
938 __IO uint32_t CR1;
939 __IO uint32_t CR2;
940 __IO uint32_t CR3;
941 __IO uint32_t BRR;
942 __IO uint16_t GTPR;
943 uint16_t RESERVED2;
944 __IO uint32_t RTOR;
945 __IO uint16_t RQR;
946 uint16_t RESERVED3;
947 __IO uint32_t ISR;
948 __IO uint32_t ICR;
949 __IO uint16_t RDR;
950 uint16_t RESERVED4;
951 __IO uint16_t TDR;
952 uint16_t RESERVED5;
953} USART_TypeDef;
954
959typedef struct
960{
961 __IO uint32_t CSR;
962 __IO uint32_t CCR;
963} VREFBUF_TypeDef;
964
969typedef struct
970{
971 __IO uint32_t CR;
972 __IO uint32_t CFR;
973 __IO uint32_t SR;
974} WWDG_TypeDef;
975
980typedef struct
981{
982 __IO uint32_t CR;
983 __IO uint32_t SR;
984 __IO uint32_t DR;
985} RNG_TypeDef;
986
990typedef struct
991{
992 __IO uint32_t GOTGCTL;
993 __IO uint32_t GOTGINT;
994 __IO uint32_t GAHBCFG;
995 __IO uint32_t GUSBCFG;
996 __IO uint32_t GRSTCTL;
997 __IO uint32_t GINTSTS;
998 __IO uint32_t GINTMSK;
999 __IO uint32_t GRXSTSR;
1000 __IO uint32_t GRXSTSP;
1001 __IO uint32_t GRXFSIZ;
1002 __IO uint32_t DIEPTXF0_HNPTXFSIZ;
1003 __IO uint32_t HNPTXSTS;
1004 uint32_t Reserved30[2];
1005 __IO uint32_t GCCFG;
1006 __IO uint32_t CID;
1007 __IO uint32_t GSNPSID;
1008 __IO uint32_t GHWCFG1;
1009 __IO uint32_t GHWCFG2;
1010 __IO uint32_t GHWCFG3;
1011 uint32_t Reserved6;
1012 __IO uint32_t GLPMCFG;
1013 __IO uint32_t GPWRDN;
1014 __IO uint32_t GDFIFOCFG;
1015 __IO uint32_t GADPCTL;
1016 uint32_t Reserved43[39];
1017 __IO uint32_t HPTXFSIZ;
1018 __IO uint32_t DIEPTXF[0x0F];
1019} USB_OTG_GlobalTypeDef;
1020
1024typedef struct
1025{
1026 __IO uint32_t DCFG; /* dev Configuration Register 800h*/
1027 __IO uint32_t DCTL; /* dev Control Register 804h*/
1028 __IO uint32_t DSTS; /* dev Status Register (RO) 808h*/
1029 uint32_t Reserved0C; /* Reserved 80Ch*/
1030 __IO uint32_t DIEPMSK; /* dev IN Endpoint Mask 810h*/
1031 __IO uint32_t DOEPMSK; /* dev OUT Endpoint Mask 814h*/
1032 __IO uint32_t DAINT; /* dev All Endpoints Itr Reg 818h*/
1033 __IO uint32_t DAINTMSK; /* dev All Endpoints Itr Mask 81Ch*/
1034 uint32_t Reserved20; /* Reserved 820h*/
1035 uint32_t Reserved24; /* Reserved 824h*/
1036 __IO uint32_t DVBUSDIS; /* dev VBUS discharge Register 828h*/
1037 __IO uint32_t DVBUSPULSE; /* dev VBUS Pulse Register 82Ch*/
1038 __IO uint32_t DTHRCTL; /* dev thr 830h*/
1039 __IO uint32_t DIEPEMPMSK; /* dev empty msk 834h*/
1040 __IO uint32_t DEACHINT; /* dedicated EP interrupt 838h*/
1041 __IO uint32_t DEACHMSK; /* dedicated EP msk 83Ch*/
1042 uint32_t Reserved40; /* Reserved 840h*/
1043 __IO uint32_t DINEP1MSK; /* dedicated EP mask 844h*/
1044 uint32_t Reserved44[15]; /* Reserved 848-880h*/
1045 __IO uint32_t DOUTEP1MSK; /* dedicated EP msk 884h*/
1046} USB_OTG_DeviceTypeDef;
1047
1051typedef struct
1052{
1053 __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h*/
1054 uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h*/
1055 __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h*/
1056 uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch*/
1057 __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h*/
1058 __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h*/
1059 __IO uint32_t DTXFSTS; /*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h*/
1060 uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/
1061} USB_OTG_INEndpointTypeDef;
1062
1066typedef struct
1067{
1068 __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h*/
1069 uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h*/
1070 __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h*/
1071 uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch*/
1072 __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h*/
1073 __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h*/
1074 uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/
1075} USB_OTG_OUTEndpointTypeDef;
1076
1080typedef struct
1081{
1082 __IO uint32_t HCFG; /* Host Configuration Register 400h*/
1083 __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/
1084 __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/
1085 uint32_t Reserved40C; /* Reserved 40Ch*/
1086 __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/
1087 __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/
1088 __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/
1089} USB_OTG_HostTypeDef;
1090
1094typedef struct
1095{
1096 __IO uint32_t HCCHAR;
1097 __IO uint32_t HCSPLT;
1098 __IO uint32_t HCINT;
1099 __IO uint32_t HCINTMSK;
1100 __IO uint32_t HCTSIZ;
1101 __IO uint32_t HCDMA;
1102 uint32_t Reserved[2];
1103} USB_OTG_HostChannelTypeDef;
1104
1112#define FLASH_BASE (0x08000000UL)
1113#define FLASH_END (0x080FFFFFUL)
1114#define FLASH_BANK1_END (0x0807FFFFUL)
1115#define FLASH_BANK2_END (0x080FFFFFUL)
1116#define SRAM1_BASE (0x20000000UL)
1117#define SRAM2_BASE (0x10000000UL)
1118#define PERIPH_BASE (0x40000000UL)
1119#define FMC_BASE (0x60000000UL)
1120#define QSPI_BASE (0x90000000UL)
1122#define FMC_R_BASE (0xA0000000UL)
1123#define QSPI_R_BASE (0xA0001000UL)
1124#define SRAM1_BB_BASE (0x22000000UL)
1125#define PERIPH_BB_BASE (0x42000000UL)
1127/* Legacy defines */
1128#define SRAM_BASE SRAM1_BASE
1129#define SRAM_BB_BASE SRAM1_BB_BASE
1130
1131#define SRAM1_SIZE_MAX (0x00018000UL)
1132#define SRAM2_SIZE (0x00008000UL)
1134#define FLASH_SIZE_DATA_REGISTER ((uint32_t)0x1FFF75E0)
1135
1136#define FLASH_SIZE (((((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0000FFFFU))== 0x0000FFFFU)) ? (0x400U << 10U) : \
1137 (((*((uint32_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0000FFFFU)) << 10U))
1138
1140#define APB1PERIPH_BASE PERIPH_BASE
1141#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
1142#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
1143#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL)
1144
1145#define FMC_BANK1 FMC_BASE
1146#define FMC_BANK1_1 FMC_BANK1
1147#define FMC_BANK1_2 (FMC_BANK1 + 0x04000000UL)
1148#define FMC_BANK1_3 (FMC_BANK1 + 0x08000000UL)
1149#define FMC_BANK1_4 (FMC_BANK1 + 0x0C000000UL)
1150#define FMC_BANK3 (FMC_BASE + 0x20000000UL)
1151
1153#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)
1154#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)
1155#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)
1156#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)
1157#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)
1158#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)
1159#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)
1160#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)
1161#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)
1162#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)
1163#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)
1164#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)
1165#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)
1166#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)
1167#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)
1168#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)
1169#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)
1170#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)
1171#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)
1172#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)
1173#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)
1174#define DAC1_BASE (APB1PERIPH_BASE + 0x7400UL)
1175#define OPAMP_BASE (APB1PERIPH_BASE + 0x7800UL)
1176#define OPAMP1_BASE (APB1PERIPH_BASE + 0x7800UL)
1177#define OPAMP2_BASE (APB1PERIPH_BASE + 0x7810UL)
1178#define LPTIM1_BASE (APB1PERIPH_BASE + 0x7C00UL)
1179#define LPUART1_BASE (APB1PERIPH_BASE + 0x8000UL)
1180#define SWPMI1_BASE (APB1PERIPH_BASE + 0x8800UL)
1181#define LPTIM2_BASE (APB1PERIPH_BASE + 0x9400UL)
1182
1183
1185#define SYSCFG_BASE (APB2PERIPH_BASE + 0x0000UL)
1186#define VREFBUF_BASE (APB2PERIPH_BASE + 0x0030UL)
1187#define COMP1_BASE (APB2PERIPH_BASE + 0x0200UL)
1188#define COMP2_BASE (APB2PERIPH_BASE + 0x0204UL)
1189#define EXTI_BASE (APB2PERIPH_BASE + 0x0400UL)
1190#define FIREWALL_BASE (APB2PERIPH_BASE + 0x1C00UL)
1191#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2800UL)
1192#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00UL)
1193#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)
1194#define TIM8_BASE (APB2PERIPH_BASE + 0x3400UL)
1195#define USART1_BASE (APB2PERIPH_BASE + 0x3800UL)
1196#define TIM15_BASE (APB2PERIPH_BASE + 0x4000UL)
1197#define TIM16_BASE (APB2PERIPH_BASE + 0x4400UL)
1198#define TIM17_BASE (APB2PERIPH_BASE + 0x4800UL)
1199#define SAI1_BASE (APB2PERIPH_BASE + 0x5400UL)
1200#define SAI1_Block_A_BASE (SAI1_BASE + 0x0004UL)
1201#define SAI1_Block_B_BASE (SAI1_BASE + 0x0024UL)
1202#define SAI2_BASE (APB2PERIPH_BASE + 0x5800UL)
1203#define SAI2_Block_A_BASE (SAI2_BASE + 0x0004UL)
1204#define SAI2_Block_B_BASE (SAI2_BASE + 0x0024UL)
1205#define DFSDM1_BASE (APB2PERIPH_BASE + 0x6000UL)
1206#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x0000UL)
1207#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x0020UL)
1208#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x0040UL)
1209#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x0060UL)
1210#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x0080UL)
1211#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0x00A0UL)
1212#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0x00C0UL)
1213#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0x00E0UL)
1214#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x0100UL)
1215#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x0180UL)
1216#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x0200UL)
1217#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x0280UL)
1218
1220#define DMA1_BASE (AHB1PERIPH_BASE)
1221#define DMA2_BASE (AHB1PERIPH_BASE + 0x0400UL)
1222#define RCC_BASE (AHB1PERIPH_BASE + 0x1000UL)
1223#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x2000UL)
1224#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)
1225#define TSC_BASE (AHB1PERIPH_BASE + 0x4000UL)
1226
1227
1228#define DMA1_Channel1_BASE (DMA1_BASE + 0x0008UL)
1229#define DMA1_Channel2_BASE (DMA1_BASE + 0x001CUL)
1230#define DMA1_Channel3_BASE (DMA1_BASE + 0x0030UL)
1231#define DMA1_Channel4_BASE (DMA1_BASE + 0x0044UL)
1232#define DMA1_Channel5_BASE (DMA1_BASE + 0x0058UL)
1233#define DMA1_Channel6_BASE (DMA1_BASE + 0x006CUL)
1234#define DMA1_Channel7_BASE (DMA1_BASE + 0x0080UL)
1235#define DMA1_CSELR_BASE (DMA1_BASE + 0x00A8UL)
1236
1237
1238#define DMA2_Channel1_BASE (DMA2_BASE + 0x0008UL)
1239#define DMA2_Channel2_BASE (DMA2_BASE + 0x001CUL)
1240#define DMA2_Channel3_BASE (DMA2_BASE + 0x0030UL)
1241#define DMA2_Channel4_BASE (DMA2_BASE + 0x0044UL)
1242#define DMA2_Channel5_BASE (DMA2_BASE + 0x0058UL)
1243#define DMA2_Channel6_BASE (DMA2_BASE + 0x006CUL)
1244#define DMA2_Channel7_BASE (DMA2_BASE + 0x0080UL)
1245#define DMA2_CSELR_BASE (DMA2_BASE + 0x00A8UL)
1246
1247
1249#define GPIOA_BASE (AHB2PERIPH_BASE + 0x0000UL)
1250#define GPIOB_BASE (AHB2PERIPH_BASE + 0x0400UL)
1251#define GPIOC_BASE (AHB2PERIPH_BASE + 0x0800UL)
1252#define GPIOD_BASE (AHB2PERIPH_BASE + 0x0C00UL)
1253#define GPIOE_BASE (AHB2PERIPH_BASE + 0x1000UL)
1254#define GPIOF_BASE (AHB2PERIPH_BASE + 0x1400UL)
1255#define GPIOG_BASE (AHB2PERIPH_BASE + 0x1800UL)
1256#define GPIOH_BASE (AHB2PERIPH_BASE + 0x1C00UL)
1257
1258#define USBOTG_BASE (AHB2PERIPH_BASE + 0x08000000UL)
1259
1260#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL)
1261#define ADC2_BASE (AHB2PERIPH_BASE + 0x08040100UL)
1262#define ADC3_BASE (AHB2PERIPH_BASE + 0x08040200UL)
1263#define ADC123_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL)
1264
1265
1266#define RNG_BASE (AHB2PERIPH_BASE + 0x08060800UL)
1267
1268
1270#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)
1271#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)
1272#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)
1273
1274/* Debug MCU registers base address */
1275#define DBGMCU_BASE (0xE0042000UL)
1276
1278#define USB_OTG_FS_PERIPH_BASE (0x50000000UL)
1279
1280#define USB_OTG_GLOBAL_BASE (0x00000000UL)
1281#define USB_OTG_DEVICE_BASE (0x00000800UL)
1282#define USB_OTG_IN_ENDPOINT_BASE (0x00000900UL)
1283#define USB_OTG_OUT_ENDPOINT_BASE (0x00000B00UL)
1284#define USB_OTG_EP_REG_SIZE (0x00000020UL)
1285#define USB_OTG_HOST_BASE (0x00000400UL)
1286#define USB_OTG_HOST_PORT_BASE (0x00000440UL)
1287#define USB_OTG_HOST_CHANNEL_BASE (0x00000500UL)
1288#define USB_OTG_HOST_CHANNEL_SIZE (0x00000020UL)
1289#define USB_OTG_PCGCCTL_BASE (0x00000E00UL)
1290#define USB_OTG_FIFO_BASE (0x00001000UL)
1291#define USB_OTG_FIFO_SIZE (0x00001000UL)
1292
1293
1294#define PACKAGE_BASE (0x1FFF7500UL)
1295#define UID_BASE (0x1FFF7590UL)
1296#define FLASHSIZE_BASE (0x1FFF75E0UL)
1304#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1305#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1306#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1307#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1308#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1309#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1310#define RTC ((RTC_TypeDef *) RTC_BASE)
1311#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1312#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1313#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1314#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1315#define USART2 ((USART_TypeDef *) USART2_BASE)
1316#define USART3 ((USART_TypeDef *) USART3_BASE)
1317#define UART4 ((USART_TypeDef *) UART4_BASE)
1318#define UART5 ((USART_TypeDef *) UART5_BASE)
1319#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1320#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1321#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1322#define CAN ((CAN_TypeDef *) CAN1_BASE)
1323#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1324#define PWR ((PWR_TypeDef *) PWR_BASE)
1325#define DAC ((DAC_TypeDef *) DAC1_BASE)
1326#define DAC1 ((DAC_TypeDef *) DAC1_BASE)
1327#define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE)
1328#define OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE)
1329#define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE)
1330#define OPAMP12_COMMON ((OPAMP_Common_TypeDef *) OPAMP1_BASE)
1331#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
1332#define LPUART1 ((USART_TypeDef *) LPUART1_BASE)
1333#define SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE)
1334#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE)
1335
1336#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1337#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE)
1338#define COMP1 ((COMP_TypeDef *) COMP1_BASE)
1339#define COMP2 ((COMP_TypeDef *) COMP2_BASE)
1340#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE)
1341#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1342#define FIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE)
1343#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)
1344#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1345#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1346#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1347#define USART1 ((USART_TypeDef *) USART1_BASE)
1348#define TIM15 ((TIM_TypeDef *) TIM15_BASE)
1349#define TIM16 ((TIM_TypeDef *) TIM16_BASE)
1350#define TIM17 ((TIM_TypeDef *) TIM17_BASE)
1351#define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1352#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1353#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1354#define SAI2 ((SAI_TypeDef *) SAI2_BASE)
1355#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)
1356#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)
1357#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
1358#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
1359#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
1360#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
1361#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)
1362#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)
1363#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)
1364#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)
1365#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
1366#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
1367#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)
1368#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)
1369/* Aliases to keep compatibility after DFSDM renaming */
1370#define DFSDM_Channel0 DFSDM1_Channel0
1371#define DFSDM_Channel1 DFSDM1_Channel1
1372#define DFSDM_Channel2 DFSDM1_Channel2
1373#define DFSDM_Channel3 DFSDM1_Channel3
1374#define DFSDM_Channel4 DFSDM1_Channel4
1375#define DFSDM_Channel5 DFSDM1_Channel5
1376#define DFSDM_Channel6 DFSDM1_Channel6
1377#define DFSDM_Channel7 DFSDM1_Channel7
1378#define DFSDM_Filter0 DFSDM1_Filter0
1379#define DFSDM_Filter1 DFSDM1_Filter1
1380#define DFSDM_Filter2 DFSDM1_Filter2
1381#define DFSDM_Filter3 DFSDM1_Filter3
1382#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1383#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1384#define RCC ((RCC_TypeDef *) RCC_BASE)
1385#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1386#define CRC ((CRC_TypeDef *) CRC_BASE)
1387#define TSC ((TSC_TypeDef *) TSC_BASE)
1388
1389#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1390#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1391#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1392#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1393#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1394#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1395#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1396#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1397#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1398#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1399#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
1400#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)
1401#define RNG ((RNG_TypeDef *) RNG_BASE)
1402
1403
1404#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
1405#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
1406#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
1407#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
1408#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
1409#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
1410#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
1411#define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)
1412
1413
1414#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
1415#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
1416#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
1417#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
1418#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
1419#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)
1420#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)
1421#define DMA2_CSELR ((DMA_Request_TypeDef *) DMA2_CSELR_BASE)
1422
1423
1424#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
1425#define FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
1426#define FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
1427
1428#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)
1429
1430#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1431
1432#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1445/******************************************************************************/
1446/* Peripheral Registers_Bits_Definition */
1447/******************************************************************************/
1448
1449/******************************************************************************/
1450/* */
1451/* Analog to Digital Converter */
1452/* */
1453/******************************************************************************/
1454
1455/*
1456 * @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)
1457 */
1458#define ADC_MULTIMODE_SUPPORT
1460/******************** Bit definition for ADC_ISR register *******************/
1461#define ADC_ISR_ADRDY_Pos (0U)
1462#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos)
1463#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk
1464#define ADC_ISR_EOSMP_Pos (1U)
1465#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos)
1466#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk
1467#define ADC_ISR_EOC_Pos (2U)
1468#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos)
1469#define ADC_ISR_EOC ADC_ISR_EOC_Msk
1470#define ADC_ISR_EOS_Pos (3U)
1471#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos)
1472#define ADC_ISR_EOS ADC_ISR_EOS_Msk
1473#define ADC_ISR_OVR_Pos (4U)
1474#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos)
1475#define ADC_ISR_OVR ADC_ISR_OVR_Msk
1476#define ADC_ISR_JEOC_Pos (5U)
1477#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos)
1478#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk
1479#define ADC_ISR_JEOS_Pos (6U)
1480#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos)
1481#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk
1482#define ADC_ISR_AWD1_Pos (7U)
1483#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos)
1484#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk
1485#define ADC_ISR_AWD2_Pos (8U)
1486#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos)
1487#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk
1488#define ADC_ISR_AWD3_Pos (9U)
1489#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos)
1490#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk
1491#define ADC_ISR_JQOVF_Pos (10U)
1492#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos)
1493#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk
1495/******************** Bit definition for ADC_IER register *******************/
1496#define ADC_IER_ADRDYIE_Pos (0U)
1497#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos)
1498#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk
1499#define ADC_IER_EOSMPIE_Pos (1U)
1500#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos)
1501#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk
1502#define ADC_IER_EOCIE_Pos (2U)
1503#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos)
1504#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk
1505#define ADC_IER_EOSIE_Pos (3U)
1506#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos)
1507#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk
1508#define ADC_IER_OVRIE_Pos (4U)
1509#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos)
1510#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk
1511#define ADC_IER_JEOCIE_Pos (5U)
1512#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos)
1513#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk
1514#define ADC_IER_JEOSIE_Pos (6U)
1515#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos)
1516#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk
1517#define ADC_IER_AWD1IE_Pos (7U)
1518#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos)
1519#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk
1520#define ADC_IER_AWD2IE_Pos (8U)
1521#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos)
1522#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk
1523#define ADC_IER_AWD3IE_Pos (9U)
1524#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos)
1525#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk
1526#define ADC_IER_JQOVFIE_Pos (10U)
1527#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos)
1528#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk
1530/* Legacy defines */
1531#define ADC_IER_ADRDY (ADC_IER_ADRDYIE)
1532#define ADC_IER_EOSMP (ADC_IER_EOSMPIE)
1533#define ADC_IER_EOC (ADC_IER_EOCIE)
1534#define ADC_IER_EOS (ADC_IER_EOSIE)
1535#define ADC_IER_OVR (ADC_IER_OVRIE)
1536#define ADC_IER_JEOC (ADC_IER_JEOCIE)
1537#define ADC_IER_JEOS (ADC_IER_JEOSIE)
1538#define ADC_IER_AWD1 (ADC_IER_AWD1IE)
1539#define ADC_IER_AWD2 (ADC_IER_AWD2IE)
1540#define ADC_IER_AWD3 (ADC_IER_AWD3IE)
1541#define ADC_IER_JQOVF (ADC_IER_JQOVFIE)
1542
1543/******************** Bit definition for ADC_CR register ********************/
1544#define ADC_CR_ADEN_Pos (0U)
1545#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos)
1546#define ADC_CR_ADEN ADC_CR_ADEN_Msk
1547#define ADC_CR_ADDIS_Pos (1U)
1548#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos)
1549#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk
1550#define ADC_CR_ADSTART_Pos (2U)
1551#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos)
1552#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk
1553#define ADC_CR_JADSTART_Pos (3U)
1554#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos)
1555#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk
1556#define ADC_CR_ADSTP_Pos (4U)
1557#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos)
1558#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk
1559#define ADC_CR_JADSTP_Pos (5U)
1560#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos)
1561#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk
1562#define ADC_CR_ADVREGEN_Pos (28U)
1563#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos)
1564#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk
1565#define ADC_CR_DEEPPWD_Pos (29U)
1566#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos)
1567#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk
1568#define ADC_CR_ADCALDIF_Pos (30U)
1569#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos)
1570#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk
1571#define ADC_CR_ADCAL_Pos (31U)
1572#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos)
1573#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk
1575/******************** Bit definition for ADC_CFGR register ******************/
1576#define ADC_CFGR_DMAEN_Pos (0U)
1577#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos)
1578#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk
1579#define ADC_CFGR_DMACFG_Pos (1U)
1580#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos)
1581#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk
1583#define ADC_CFGR_RES_Pos (3U)
1584#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos)
1585#define ADC_CFGR_RES ADC_CFGR_RES_Msk
1586#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos)
1587#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos)
1589#define ADC_CFGR_ALIGN_Pos (5U)
1590#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos)
1591#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk
1593#define ADC_CFGR_EXTSEL_Pos (6U)
1594#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos)
1595#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk
1596#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos)
1597#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos)
1598#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos)
1599#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos)
1601#define ADC_CFGR_EXTEN_Pos (10U)
1602#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos)
1603#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk
1604#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos)
1605#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos)
1607#define ADC_CFGR_OVRMOD_Pos (12U)
1608#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos)
1609#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk
1610#define ADC_CFGR_CONT_Pos (13U)
1611#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos)
1612#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk
1613#define ADC_CFGR_AUTDLY_Pos (14U)
1614#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos)
1615#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk
1617#define ADC_CFGR_DISCEN_Pos (16U)
1618#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos)
1619#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk
1621#define ADC_CFGR_DISCNUM_Pos (17U)
1622#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos)
1623#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk
1624#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos)
1625#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos)
1626#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos)
1628#define ADC_CFGR_JDISCEN_Pos (20U)
1629#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos)
1630#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk
1631#define ADC_CFGR_JQM_Pos (21U)
1632#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos)
1633#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk
1634#define ADC_CFGR_AWD1SGL_Pos (22U)
1635#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos)
1636#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk
1637#define ADC_CFGR_AWD1EN_Pos (23U)
1638#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos)
1639#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk
1640#define ADC_CFGR_JAWD1EN_Pos (24U)
1641#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos)
1642#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk
1643#define ADC_CFGR_JAUTO_Pos (25U)
1644#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos)
1645#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk
1647#define ADC_CFGR_AWD1CH_Pos (26U)
1648#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos)
1649#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk
1650#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos)
1651#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos)
1652#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos)
1653#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos)
1654#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos)
1656#define ADC_CFGR_JQDIS_Pos (31U)
1657#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos)
1658#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk
1660/******************** Bit definition for ADC_CFGR2 register *****************/
1661#define ADC_CFGR2_ROVSE_Pos (0U)
1662#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos)
1663#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk
1664#define ADC_CFGR2_JOVSE_Pos (1U)
1665#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos)
1666#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk
1668#define ADC_CFGR2_OVSR_Pos (2U)
1669#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos)
1670#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk
1671#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos)
1672#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos)
1673#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos)
1675#define ADC_CFGR2_OVSS_Pos (5U)
1676#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos)
1677#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk
1678#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos)
1679#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos)
1680#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos)
1681#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos)
1683#define ADC_CFGR2_TROVS_Pos (9U)
1684#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos)
1685#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk
1686#define ADC_CFGR2_ROVSM_Pos (10U)
1687#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos)
1688#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk
1690/******************** Bit definition for ADC_SMPR1 register *****************/
1691#define ADC_SMPR1_SMP0_Pos (0U)
1692#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos)
1693#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk
1694#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos)
1695#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos)
1696#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos)
1698#define ADC_SMPR1_SMP1_Pos (3U)
1699#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos)
1700#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk
1701#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos)
1702#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos)
1703#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos)
1705#define ADC_SMPR1_SMP2_Pos (6U)
1706#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos)
1707#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk
1708#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos)
1709#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos)
1710#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos)
1712#define ADC_SMPR1_SMP3_Pos (9U)
1713#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos)
1714#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk
1715#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos)
1716#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos)
1717#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos)
1719#define ADC_SMPR1_SMP4_Pos (12U)
1720#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos)
1721#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk
1722#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos)
1723#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos)
1724#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos)
1726#define ADC_SMPR1_SMP5_Pos (15U)
1727#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos)
1728#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk
1729#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos)
1730#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos)
1731#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos)
1733#define ADC_SMPR1_SMP6_Pos (18U)
1734#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos)
1735#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk
1736#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos)
1737#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos)
1738#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos)
1740#define ADC_SMPR1_SMP7_Pos (21U)
1741#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos)
1742#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk
1743#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos)
1744#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos)
1745#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos)
1747#define ADC_SMPR1_SMP8_Pos (24U)
1748#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos)
1749#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk
1750#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos)
1751#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos)
1752#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos)
1754#define ADC_SMPR1_SMP9_Pos (27U)
1755#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos)
1756#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk
1757#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos)
1758#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos)
1759#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos)
1761/******************** Bit definition for ADC_SMPR2 register *****************/
1762#define ADC_SMPR2_SMP10_Pos (0U)
1763#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos)
1764#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk
1765#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos)
1766#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos)
1767#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos)
1769#define ADC_SMPR2_SMP11_Pos (3U)
1770#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos)
1771#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk
1772#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos)
1773#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos)
1774#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos)
1776#define ADC_SMPR2_SMP12_Pos (6U)
1777#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos)
1778#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk
1779#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos)
1780#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos)
1781#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos)
1783#define ADC_SMPR2_SMP13_Pos (9U)
1784#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos)
1785#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk
1786#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos)
1787#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos)
1788#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos)
1790#define ADC_SMPR2_SMP14_Pos (12U)
1791#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos)
1792#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk
1793#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos)
1794#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos)
1795#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos)
1797#define ADC_SMPR2_SMP15_Pos (15U)
1798#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos)
1799#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk
1800#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos)
1801#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos)
1802#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos)
1804#define ADC_SMPR2_SMP16_Pos (18U)
1805#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos)
1806#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk
1807#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos)
1808#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos)
1809#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos)
1811#define ADC_SMPR2_SMP17_Pos (21U)
1812#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos)
1813#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk
1814#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos)
1815#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos)
1816#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos)
1818#define ADC_SMPR2_SMP18_Pos (24U)
1819#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos)
1820#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk
1821#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos)
1822#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos)
1823#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos)
1825/******************** Bit definition for ADC_TR1 register *******************/
1826#define ADC_TR1_LT1_Pos (0U)
1827#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos)
1828#define ADC_TR1_LT1 ADC_TR1_LT1_Msk
1829#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos)
1830#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos)
1831#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos)
1832#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos)
1833#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos)
1834#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos)
1835#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos)
1836#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos)
1837#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos)
1838#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos)
1839#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos)
1840#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos)
1842#define ADC_TR1_HT1_Pos (16U)
1843#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos)
1844#define ADC_TR1_HT1 ADC_TR1_HT1_Msk
1845#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos)
1846#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos)
1847#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos)
1848#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos)
1849#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos)
1850#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos)
1851#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos)
1852#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos)
1853#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos)
1854#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos)
1855#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos)
1856#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos)
1858/******************** Bit definition for ADC_TR2 register *******************/
1859#define ADC_TR2_LT2_Pos (0U)
1860#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos)
1861#define ADC_TR2_LT2 ADC_TR2_LT2_Msk
1862#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos)
1863#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos)
1864#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos)
1865#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos)
1866#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos)
1867#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos)
1868#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos)
1869#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos)
1871#define ADC_TR2_HT2_Pos (16U)
1872#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos)
1873#define ADC_TR2_HT2 ADC_TR2_HT2_Msk
1874#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos)
1875#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos)
1876#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos)
1877#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos)
1878#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos)
1879#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos)
1880#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos)
1881#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos)
1883/******************** Bit definition for ADC_TR3 register *******************/
1884#define ADC_TR3_LT3_Pos (0U)
1885#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos)
1886#define ADC_TR3_LT3 ADC_TR3_LT3_Msk
1887#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos)
1888#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos)
1889#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos)
1890#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos)
1891#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos)
1892#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos)
1893#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos)
1894#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos)
1896#define ADC_TR3_HT3_Pos (16U)
1897#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos)
1898#define ADC_TR3_HT3 ADC_TR3_HT3_Msk
1899#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos)
1900#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos)
1901#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos)
1902#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos)
1903#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos)
1904#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos)
1905#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos)
1906#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos)
1908/******************** Bit definition for ADC_SQR1 register ******************/
1909#define ADC_SQR1_L_Pos (0U)
1910#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
1911#define ADC_SQR1_L ADC_SQR1_L_Msk
1912#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
1913#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
1914#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
1915#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
1917#define ADC_SQR1_SQ1_Pos (6U)
1918#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos)
1919#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk
1920#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos)
1921#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos)
1922#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos)
1923#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos)
1924#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos)
1926#define ADC_SQR1_SQ2_Pos (12U)
1927#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos)
1928#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk
1929#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos)
1930#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos)
1931#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos)
1932#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos)
1933#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos)
1935#define ADC_SQR1_SQ3_Pos (18U)
1936#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos)
1937#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk
1938#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos)
1939#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos)
1940#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos)
1941#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos)
1942#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos)
1944#define ADC_SQR1_SQ4_Pos (24U)
1945#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos)
1946#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk
1947#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos)
1948#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos)
1949#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos)
1950#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos)
1951#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos)
1953/******************** Bit definition for ADC_SQR2 register ******************/
1954#define ADC_SQR2_SQ5_Pos (0U)
1955#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos)
1956#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk
1957#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos)
1958#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos)
1959#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos)
1960#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos)
1961#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos)
1963#define ADC_SQR2_SQ6_Pos (6U)
1964#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos)
1965#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk
1966#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos)
1967#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos)
1968#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos)
1969#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos)
1970#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos)
1972#define ADC_SQR2_SQ7_Pos (12U)
1973#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
1974#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
1975#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
1976#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
1977#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
1978#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
1979#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
1981#define ADC_SQR2_SQ8_Pos (18U)
1982#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
1983#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
1984#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
1985#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
1986#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
1987#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
1988#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
1990#define ADC_SQR2_SQ9_Pos (24U)
1991#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
1992#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
1993#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
1994#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
1995#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
1996#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
1997#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
1999/******************** Bit definition for ADC_SQR3 register ******************/
2000#define ADC_SQR3_SQ10_Pos (0U)
2001#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos)
2002#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk
2003#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos)
2004#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos)
2005#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos)
2006#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos)
2007#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos)
2009#define ADC_SQR3_SQ11_Pos (6U)
2010#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos)
2011#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk
2012#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos)
2013#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos)
2014#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos)
2015#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos)
2016#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos)
2018#define ADC_SQR3_SQ12_Pos (12U)
2019#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos)
2020#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk
2021#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos)
2022#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos)
2023#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos)
2024#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos)
2025#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos)
2027#define ADC_SQR3_SQ13_Pos (18U)
2028#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos)
2029#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk
2030#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos)
2031#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos)
2032#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos)
2033#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos)
2034#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos)
2036#define ADC_SQR3_SQ14_Pos (24U)
2037#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos)
2038#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk
2039#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos)
2040#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos)
2041#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos)
2042#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos)
2043#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos)
2045/******************** Bit definition for ADC_SQR4 register ******************/
2046#define ADC_SQR4_SQ15_Pos (0U)
2047#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos)
2048#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk
2049#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos)
2050#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos)
2051#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos)
2052#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos)
2053#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos)
2055#define ADC_SQR4_SQ16_Pos (6U)
2056#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos)
2057#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk
2058#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos)
2059#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos)
2060#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos)
2061#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos)
2062#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos)
2064/******************** Bit definition for ADC_DR register ********************/
2065#define ADC_DR_RDATA_Pos (0U)
2066#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos)
2067#define ADC_DR_RDATA ADC_DR_RDATA_Msk
2068#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos)
2069#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos)
2070#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos)
2071#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos)
2072#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos)
2073#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos)
2074#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos)
2075#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos)
2076#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos)
2077#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos)
2078#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos)
2079#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos)
2080#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos)
2081#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos)
2082#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos)
2083#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos)
2085/******************** Bit definition for ADC_JSQR register ******************/
2086#define ADC_JSQR_JL_Pos (0U)
2087#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
2088#define ADC_JSQR_JL ADC_JSQR_JL_Msk
2089#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
2090#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
2092#define ADC_JSQR_JEXTSEL_Pos (2U)
2093#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos)
2094#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk
2095#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos)
2096#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos)
2097#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos)
2098#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos)
2100#define ADC_JSQR_JEXTEN_Pos (6U)
2101#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos)
2102#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk
2103#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos)
2104#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos)
2106#define ADC_JSQR_JSQ1_Pos (8U)
2107#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
2108#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
2109#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
2110#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
2111#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
2112#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
2113#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
2115#define ADC_JSQR_JSQ2_Pos (14U)
2116#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
2117#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
2118#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
2119#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
2120#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
2121#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
2122#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
2124#define ADC_JSQR_JSQ3_Pos (20U)
2125#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
2126#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
2127#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
2128#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
2129#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
2130#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
2131#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
2133#define ADC_JSQR_JSQ4_Pos (26U)
2134#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
2135#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
2136#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
2137#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
2138#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
2139#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
2140#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
2142/******************** Bit definition for ADC_OFR1 register ******************/
2143#define ADC_OFR1_OFFSET1_Pos (0U)
2144#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos)
2145#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk
2146#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos)
2147#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos)
2148#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos)
2149#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos)
2150#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos)
2151#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos)
2152#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos)
2153#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos)
2154#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos)
2155#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos)
2156#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos)
2157#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos)
2159#define ADC_OFR1_OFFSET1_CH_Pos (26U)
2160#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos)
2161#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk
2162#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos)
2163#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos)
2164#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos)
2165#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos)
2166#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos)
2168#define ADC_OFR1_OFFSET1_EN_Pos (31U)
2169#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos)
2170#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk
2172/******************** Bit definition for ADC_OFR2 register ******************/
2173#define ADC_OFR2_OFFSET2_Pos (0U)
2174#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos)
2175#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk
2176#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos)
2177#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos)
2178#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos)
2179#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos)
2180#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos)
2181#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos)
2182#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos)
2183#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos)
2184#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos)
2185#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos)
2186#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos)
2187#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos)
2189#define ADC_OFR2_OFFSET2_CH_Pos (26U)
2190#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos)
2191#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk
2192#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos)
2193#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos)
2194#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos)
2195#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos)
2196#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos)
2198#define ADC_OFR2_OFFSET2_EN_Pos (31U)
2199#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos)
2200#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk
2202/******************** Bit definition for ADC_OFR3 register ******************/
2203#define ADC_OFR3_OFFSET3_Pos (0U)
2204#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos)
2205#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk
2206#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos)
2207#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos)
2208#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos)
2209#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos)
2210#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos)
2211#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos)
2212#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos)
2213#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos)
2214#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos)
2215#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos)
2216#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos)
2217#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos)
2219#define ADC_OFR3_OFFSET3_CH_Pos (26U)
2220#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos)
2221#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk
2222#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos)
2223#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos)
2224#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos)
2225#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos)
2226#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos)
2228#define ADC_OFR3_OFFSET3_EN_Pos (31U)
2229#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos)
2230#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk
2232/******************** Bit definition for ADC_OFR4 register ******************/
2233#define ADC_OFR4_OFFSET4_Pos (0U)
2234#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos)
2235#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk
2236#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos)
2237#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos)
2238#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos)
2239#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos)
2240#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos)
2241#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos)
2242#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos)
2243#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos)
2244#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos)
2245#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos)
2246#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos)
2247#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos)
2249#define ADC_OFR4_OFFSET4_CH_Pos (26U)
2250#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos)
2251#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk
2252#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos)
2253#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos)
2254#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos)
2255#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos)
2256#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos)
2258#define ADC_OFR4_OFFSET4_EN_Pos (31U)
2259#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos)
2260#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk
2262/******************** Bit definition for ADC_JDR1 register ******************/
2263#define ADC_JDR1_JDATA_Pos (0U)
2264#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos)
2265#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk
2266#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos)
2267#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos)
2268#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos)
2269#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos)
2270#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos)
2271#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos)
2272#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos)
2273#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos)
2274#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos)
2275#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos)
2276#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos)
2277#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos)
2278#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos)
2279#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos)
2280#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos)
2281#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos)
2283/******************** Bit definition for ADC_JDR2 register ******************/
2284#define ADC_JDR2_JDATA_Pos (0U)
2285#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos)
2286#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk
2287#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos)
2288#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos)
2289#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos)
2290#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos)
2291#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos)
2292#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos)
2293#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos)
2294#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos)
2295#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos)
2296#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos)
2297#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos)
2298#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos)
2299#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos)
2300#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos)
2301#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos)
2302#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos)
2304/******************** Bit definition for ADC_JDR3 register ******************/
2305#define ADC_JDR3_JDATA_Pos (0U)
2306#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos)
2307#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk
2308#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos)
2309#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos)
2310#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos)
2311#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos)
2312#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos)
2313#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos)
2314#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos)
2315#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos)
2316#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos)
2317#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos)
2318#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos)
2319#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos)
2320#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos)
2321#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos)
2322#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos)
2323#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos)
2325/******************** Bit definition for ADC_JDR4 register ******************/
2326#define ADC_JDR4_JDATA_Pos (0U)
2327#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos)
2328#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk
2329#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos)
2330#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos)
2331#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos)
2332#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos)
2333#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos)
2334#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos)
2335#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos)
2336#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos)
2337#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos)
2338#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos)
2339#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos)
2340#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos)
2341#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos)
2342#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos)
2343#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos)
2344#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos)
2346/******************** Bit definition for ADC_AWD2CR register ****************/
2347#define ADC_AWD2CR_AWD2CH_Pos (0U)
2348#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)
2349#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk
2350#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)
2351#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)
2352#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)
2353#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)
2354#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)
2355#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)
2356#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)
2357#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)
2358#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)
2359#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)
2360#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)
2361#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)
2362#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)
2363#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)
2364#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)
2365#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)
2366#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)
2367#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)
2368#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)
2370/******************** Bit definition for ADC_AWD3CR register ****************/
2371#define ADC_AWD3CR_AWD3CH_Pos (0U)
2372#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)
2373#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk
2374#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)
2375#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)
2376#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)
2377#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)
2378#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)
2379#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)
2380#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)
2381#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)
2382#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)
2383#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)
2384#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)
2385#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)
2386#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)
2387#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)
2388#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)
2389#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)
2390#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)
2391#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)
2392#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)
2394/******************** Bit definition for ADC_DIFSEL register ****************/
2395#define ADC_DIFSEL_DIFSEL_Pos (0U)
2396#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos)
2397#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk
2398#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos)
2399#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos)
2400#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos)
2401#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos)
2402#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos)
2403#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos)
2404#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos)
2405#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos)
2406#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos)
2407#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos)
2408#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos)
2409#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos)
2410#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos)
2411#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos)
2412#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos)
2413#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos)
2414#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos)
2415#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos)
2416#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos)
2418/******************** Bit definition for ADC_CALFACT register ***************/
2419#define ADC_CALFACT_CALFACT_S_Pos (0U)
2420#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos)
2421#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk
2422#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos)
2423#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos)
2424#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos)
2425#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos)
2426#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos)
2427#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos)
2428#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos)
2430#define ADC_CALFACT_CALFACT_D_Pos (16U)
2431#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos)
2432#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk
2433#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos)
2434#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos)
2435#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos)
2436#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos)
2437#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos)
2438#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos)
2439#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos)
2441/************************* ADC Common registers *****************************/
2442/******************** Bit definition for ADC_CSR register *******************/
2443#define ADC_CSR_ADRDY_MST_Pos (0U)
2444#define ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos)
2445#define ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk
2446#define ADC_CSR_EOSMP_MST_Pos (1U)
2447#define ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos)
2448#define ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk
2449#define ADC_CSR_EOC_MST_Pos (2U)
2450#define ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos)
2451#define ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk
2452#define ADC_CSR_EOS_MST_Pos (3U)
2453#define ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos)
2454#define ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk
2455#define ADC_CSR_OVR_MST_Pos (4U)
2456#define ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos)
2457#define ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk
2458#define ADC_CSR_JEOC_MST_Pos (5U)
2459#define ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos)
2460#define ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk
2461#define ADC_CSR_JEOS_MST_Pos (6U)
2462#define ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos)
2463#define ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk
2464#define ADC_CSR_AWD1_MST_Pos (7U)
2465#define ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos)
2466#define ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk
2467#define ADC_CSR_AWD2_MST_Pos (8U)
2468#define ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos)
2469#define ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk
2470#define ADC_CSR_AWD3_MST_Pos (9U)
2471#define ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos)
2472#define ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk
2473#define ADC_CSR_JQOVF_MST_Pos (10U)
2474#define ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos)
2475#define ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk
2477#define ADC_CSR_ADRDY_SLV_Pos (16U)
2478#define ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos)
2479#define ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk
2480#define ADC_CSR_EOSMP_SLV_Pos (17U)
2481#define ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos)
2482#define ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk
2483#define ADC_CSR_EOC_SLV_Pos (18U)
2484#define ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos)
2485#define ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk
2486#define ADC_CSR_EOS_SLV_Pos (19U)
2487#define ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos)
2488#define ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk
2489#define ADC_CSR_OVR_SLV_Pos (20U)
2490#define ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos)
2491#define ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk
2492#define ADC_CSR_JEOC_SLV_Pos (21U)
2493#define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos)
2494#define ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk
2495#define ADC_CSR_JEOS_SLV_Pos (22U)
2496#define ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos)
2497#define ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk
2498#define ADC_CSR_AWD1_SLV_Pos (23U)
2499#define ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos)
2500#define ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk
2501#define ADC_CSR_AWD2_SLV_Pos (24U)
2502#define ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos)
2503#define ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk
2504#define ADC_CSR_AWD3_SLV_Pos (25U)
2505#define ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos)
2506#define ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk
2507#define ADC_CSR_JQOVF_SLV_Pos (26U)
2508#define ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos)
2509#define ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk
2511/******************** Bit definition for ADC_CCR register *******************/
2512#define ADC_CCR_DUAL_Pos (0U)
2513#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos)
2514#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk
2515#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos)
2516#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos)
2517#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos)
2518#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos)
2519#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos)
2521#define ADC_CCR_DELAY_Pos (8U)
2522#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)
2523#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk
2524#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)
2525#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)
2526#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)
2527#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)
2529#define ADC_CCR_DMACFG_Pos (13U)
2530#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos)
2531#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk
2533#define ADC_CCR_MDMA_Pos (14U)
2534#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos)
2535#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk
2536#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos)
2537#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos)
2539#define ADC_CCR_CKMODE_Pos (16U)
2540#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos)
2541#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk
2542#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos)
2543#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos)
2545#define ADC_CCR_PRESC_Pos (18U)
2546#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos)
2547#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk
2548#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos)
2549#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos)
2550#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos)
2551#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos)
2553#define ADC_CCR_VREFEN_Pos (22U)
2554#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos)
2555#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk
2556#define ADC_CCR_TSEN_Pos (23U)
2557#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos)
2558#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk
2559#define ADC_CCR_VBATEN_Pos (24U)
2560#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos)
2561#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk
2563/******************** Bit definition for ADC_CDR register *******************/
2564#define ADC_CDR_RDATA_MST_Pos (0U)
2565#define ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos)
2566#define ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk
2567#define ADC_CDR_RDATA_MST_0 (0x0001UL << ADC_CDR_RDATA_MST_Pos)
2568#define ADC_CDR_RDATA_MST_1 (0x0002UL << ADC_CDR_RDATA_MST_Pos)
2569#define ADC_CDR_RDATA_MST_2 (0x0004UL << ADC_CDR_RDATA_MST_Pos)
2570#define ADC_CDR_RDATA_MST_3 (0x0008UL << ADC_CDR_RDATA_MST_Pos)
2571#define ADC_CDR_RDATA_MST_4 (0x0010UL << ADC_CDR_RDATA_MST_Pos)
2572#define ADC_CDR_RDATA_MST_5 (0x0020UL << ADC_CDR_RDATA_MST_Pos)
2573#define ADC_CDR_RDATA_MST_6 (0x0040UL << ADC_CDR_RDATA_MST_Pos)
2574#define ADC_CDR_RDATA_MST_7 (0x0080UL << ADC_CDR_RDATA_MST_Pos)
2575#define ADC_CDR_RDATA_MST_8 (0x0100UL << ADC_CDR_RDATA_MST_Pos)
2576#define ADC_CDR_RDATA_MST_9 (0x0200UL << ADC_CDR_RDATA_MST_Pos)
2577#define ADC_CDR_RDATA_MST_10 (0x0400UL << ADC_CDR_RDATA_MST_Pos)
2578#define ADC_CDR_RDATA_MST_11 (0x0800UL << ADC_CDR_RDATA_MST_Pos)
2579#define ADC_CDR_RDATA_MST_12 (0x1000UL << ADC_CDR_RDATA_MST_Pos)
2580#define ADC_CDR_RDATA_MST_13 (0x2000UL << ADC_CDR_RDATA_MST_Pos)
2581#define ADC_CDR_RDATA_MST_14 (0x4000UL << ADC_CDR_RDATA_MST_Pos)
2582#define ADC_CDR_RDATA_MST_15 (0x8000UL << ADC_CDR_RDATA_MST_Pos)
2584#define ADC_CDR_RDATA_SLV_Pos (16U)
2585#define ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos)
2586#define ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk
2587#define ADC_CDR_RDATA_SLV_0 (0x0001UL << ADC_CDR_RDATA_SLV_Pos)
2588#define ADC_CDR_RDATA_SLV_1 (0x0002UL << ADC_CDR_RDATA_SLV_Pos)
2589#define ADC_CDR_RDATA_SLV_2 (0x0004UL << ADC_CDR_RDATA_SLV_Pos)
2590#define ADC_CDR_RDATA_SLV_3 (0x0008UL << ADC_CDR_RDATA_SLV_Pos)
2591#define ADC_CDR_RDATA_SLV_4 (0x0010UL << ADC_CDR_RDATA_SLV_Pos)
2592#define ADC_CDR_RDATA_SLV_5 (0x0020UL << ADC_CDR_RDATA_SLV_Pos)
2593#define ADC_CDR_RDATA_SLV_6 (0x0040UL << ADC_CDR_RDATA_SLV_Pos)
2594#define ADC_CDR_RDATA_SLV_7 (0x0080UL << ADC_CDR_RDATA_SLV_Pos)
2595#define ADC_CDR_RDATA_SLV_8 (0x0100UL << ADC_CDR_RDATA_SLV_Pos)
2596#define ADC_CDR_RDATA_SLV_9 (0x0200UL << ADC_CDR_RDATA_SLV_Pos)
2597#define ADC_CDR_RDATA_SLV_10 (0x0400UL << ADC_CDR_RDATA_SLV_Pos)
2598#define ADC_CDR_RDATA_SLV_11 (0x0800UL << ADC_CDR_RDATA_SLV_Pos)
2599#define ADC_CDR_RDATA_SLV_12 (0x1000UL << ADC_CDR_RDATA_SLV_Pos)
2600#define ADC_CDR_RDATA_SLV_13 (0x2000UL << ADC_CDR_RDATA_SLV_Pos)
2601#define ADC_CDR_RDATA_SLV_14 (0x4000UL << ADC_CDR_RDATA_SLV_Pos)
2602#define ADC_CDR_RDATA_SLV_15 (0x8000UL << ADC_CDR_RDATA_SLV_Pos)
2604/******************************************************************************/
2605/* */
2606/* Controller Area Network */
2607/* */
2608/******************************************************************************/
2610/******************* Bit definition for CAN_MCR register ********************/
2611#define CAN_MCR_INRQ_Pos (0U)
2612#define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos)
2613#define CAN_MCR_INRQ CAN_MCR_INRQ_Msk
2614#define CAN_MCR_SLEEP_Pos (1U)
2615#define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos)
2616#define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk
2617#define CAN_MCR_TXFP_Pos (2U)
2618#define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos)
2619#define CAN_MCR_TXFP CAN_MCR_TXFP_Msk
2620#define CAN_MCR_RFLM_Pos (3U)
2621#define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos)
2622#define CAN_MCR_RFLM CAN_MCR_RFLM_Msk
2623#define CAN_MCR_NART_Pos (4U)
2624#define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos)
2625#define CAN_MCR_NART CAN_MCR_NART_Msk
2626#define CAN_MCR_AWUM_Pos (5U)
2627#define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos)
2628#define CAN_MCR_AWUM CAN_MCR_AWUM_Msk
2629#define CAN_MCR_ABOM_Pos (6U)
2630#define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos)
2631#define CAN_MCR_ABOM CAN_MCR_ABOM_Msk
2632#define CAN_MCR_TTCM_Pos (7U)
2633#define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos)
2634#define CAN_MCR_TTCM CAN_MCR_TTCM_Msk
2635#define CAN_MCR_RESET_Pos (15U)
2636#define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos)
2637#define CAN_MCR_RESET CAN_MCR_RESET_Msk
2639/******************* Bit definition for CAN_MSR register ********************/
2640#define CAN_MSR_INAK_Pos (0U)
2641#define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos)
2642#define CAN_MSR_INAK CAN_MSR_INAK_Msk
2643#define CAN_MSR_SLAK_Pos (1U)
2644#define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos)
2645#define CAN_MSR_SLAK CAN_MSR_SLAK_Msk
2646#define CAN_MSR_ERRI_Pos (2U)
2647#define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos)
2648#define CAN_MSR_ERRI CAN_MSR_ERRI_Msk
2649#define CAN_MSR_WKUI_Pos (3U)
2650#define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos)
2651#define CAN_MSR_WKUI CAN_MSR_WKUI_Msk
2652#define CAN_MSR_SLAKI_Pos (4U)
2653#define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos)
2654#define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk
2655#define CAN_MSR_TXM_Pos (8U)
2656#define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos)
2657#define CAN_MSR_TXM CAN_MSR_TXM_Msk
2658#define CAN_MSR_RXM_Pos (9U)
2659#define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos)
2660#define CAN_MSR_RXM CAN_MSR_RXM_Msk
2661#define CAN_MSR_SAMP_Pos (10U)
2662#define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos)
2663#define CAN_MSR_SAMP CAN_MSR_SAMP_Msk
2664#define CAN_MSR_RX_Pos (11U)
2665#define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos)
2666#define CAN_MSR_RX CAN_MSR_RX_Msk
2668/******************* Bit definition for CAN_TSR register ********************/
2669#define CAN_TSR_RQCP0_Pos (0U)
2670#define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos)
2671#define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk
2672#define CAN_TSR_TXOK0_Pos (1U)
2673#define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos)
2674#define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk
2675#define CAN_TSR_ALST0_Pos (2U)
2676#define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos)
2677#define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk
2678#define CAN_TSR_TERR0_Pos (3U)
2679#define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos)
2680#define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk
2681#define CAN_TSR_ABRQ0_Pos (7U)
2682#define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos)
2683#define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk
2684#define CAN_TSR_RQCP1_Pos (8U)
2685#define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos)
2686#define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk
2687#define CAN_TSR_TXOK1_Pos (9U)
2688#define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos)
2689#define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk
2690#define CAN_TSR_ALST1_Pos (10U)
2691#define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos)
2692#define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk
2693#define CAN_TSR_TERR1_Pos (11U)
2694#define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos)
2695#define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk
2696#define CAN_TSR_ABRQ1_Pos (15U)
2697#define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos)
2698#define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk
2699#define CAN_TSR_RQCP2_Pos (16U)
2700#define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos)
2701#define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk
2702#define CAN_TSR_TXOK2_Pos (17U)
2703#define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos)
2704#define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk
2705#define CAN_TSR_ALST2_Pos (18U)
2706#define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos)
2707#define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk
2708#define CAN_TSR_TERR2_Pos (19U)
2709#define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos)
2710#define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk
2711#define CAN_TSR_ABRQ2_Pos (23U)
2712#define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos)
2713#define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk
2714#define CAN_TSR_CODE_Pos (24U)
2715#define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos)
2716#define CAN_TSR_CODE CAN_TSR_CODE_Msk
2718#define CAN_TSR_TME_Pos (26U)
2719#define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos)
2720#define CAN_TSR_TME CAN_TSR_TME_Msk
2721#define CAN_TSR_TME0_Pos (26U)
2722#define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos)
2723#define CAN_TSR_TME0 CAN_TSR_TME0_Msk
2724#define CAN_TSR_TME1_Pos (27U)
2725#define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos)
2726#define CAN_TSR_TME1 CAN_TSR_TME1_Msk
2727#define CAN_TSR_TME2_Pos (28U)
2728#define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos)
2729#define CAN_TSR_TME2 CAN_TSR_TME2_Msk
2731#define CAN_TSR_LOW_Pos (29U)
2732#define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos)
2733#define CAN_TSR_LOW CAN_TSR_LOW_Msk
2734#define CAN_TSR_LOW0_Pos (29U)
2735#define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos)
2736#define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk
2737#define CAN_TSR_LOW1_Pos (30U)
2738#define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos)
2739#define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk
2740#define CAN_TSR_LOW2_Pos (31U)
2741#define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos)
2742#define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk
2744/******************* Bit definition for CAN_RF0R register *******************/
2745#define CAN_RF0R_FMP0_Pos (0U)
2746#define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos)
2747#define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk
2748#define CAN_RF0R_FULL0_Pos (3U)
2749#define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos)
2750#define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk
2751#define CAN_RF0R_FOVR0_Pos (4U)
2752#define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos)
2753#define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk
2754#define CAN_RF0R_RFOM0_Pos (5U)
2755#define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos)
2756#define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk
2758/******************* Bit definition for CAN_RF1R register *******************/
2759#define CAN_RF1R_FMP1_Pos (0U)
2760#define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos)
2761#define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk
2762#define CAN_RF1R_FULL1_Pos (3U)
2763#define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos)
2764#define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk
2765#define CAN_RF1R_FOVR1_Pos (4U)
2766#define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos)
2767#define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk
2768#define CAN_RF1R_RFOM1_Pos (5U)
2769#define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos)
2770#define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk
2772/******************** Bit definition for CAN_IER register *******************/
2773#define CAN_IER_TMEIE_Pos (0U)
2774#define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos)
2775#define CAN_IER_TMEIE CAN_IER_TMEIE_Msk
2776#define CAN_IER_FMPIE0_Pos (1U)
2777#define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos)
2778#define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk
2779#define CAN_IER_FFIE0_Pos (2U)
2780#define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos)
2781#define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk
2782#define CAN_IER_FOVIE0_Pos (3U)
2783#define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos)
2784#define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk
2785#define CAN_IER_FMPIE1_Pos (4U)
2786#define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos)
2787#define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk
2788#define CAN_IER_FFIE1_Pos (5U)
2789#define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos)
2790#define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk
2791#define CAN_IER_FOVIE1_Pos (6U)
2792#define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos)
2793#define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk
2794#define CAN_IER_EWGIE_Pos (8U)
2795#define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos)
2796#define CAN_IER_EWGIE CAN_IER_EWGIE_Msk
2797#define CAN_IER_EPVIE_Pos (9U)
2798#define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos)
2799#define CAN_IER_EPVIE CAN_IER_EPVIE_Msk
2800#define CAN_IER_BOFIE_Pos (10U)
2801#define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos)
2802#define CAN_IER_BOFIE CAN_IER_BOFIE_Msk
2803#define CAN_IER_LECIE_Pos (11U)
2804#define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos)
2805#define CAN_IER_LECIE CAN_IER_LECIE_Msk
2806#define CAN_IER_ERRIE_Pos (15U)
2807#define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos)
2808#define CAN_IER_ERRIE CAN_IER_ERRIE_Msk
2809#define CAN_IER_WKUIE_Pos (16U)
2810#define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos)
2811#define CAN_IER_WKUIE CAN_IER_WKUIE_Msk
2812#define CAN_IER_SLKIE_Pos (17U)
2813#define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos)
2814#define CAN_IER_SLKIE CAN_IER_SLKIE_Msk
2816/******************** Bit definition for CAN_ESR register *******************/
2817#define CAN_ESR_EWGF_Pos (0U)
2818#define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos)
2819#define CAN_ESR_EWGF CAN_ESR_EWGF_Msk
2820#define CAN_ESR_EPVF_Pos (1U)
2821#define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos)
2822#define CAN_ESR_EPVF CAN_ESR_EPVF_Msk
2823#define CAN_ESR_BOFF_Pos (2U)
2824#define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos)
2825#define CAN_ESR_BOFF CAN_ESR_BOFF_Msk
2827#define CAN_ESR_LEC_Pos (4U)
2828#define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos)
2829#define CAN_ESR_LEC CAN_ESR_LEC_Msk
2830#define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos)
2831#define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos)
2832#define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos)
2834#define CAN_ESR_TEC_Pos (16U)
2835#define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos)
2836#define CAN_ESR_TEC CAN_ESR_TEC_Msk
2837#define CAN_ESR_REC_Pos (24U)
2838#define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos)
2839#define CAN_ESR_REC CAN_ESR_REC_Msk
2841/******************* Bit definition for CAN_BTR register ********************/
2842#define CAN_BTR_BRP_Pos (0U)
2843#define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos)
2844#define CAN_BTR_BRP CAN_BTR_BRP_Msk
2845#define CAN_BTR_TS1_Pos (16U)
2846#define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos)
2847#define CAN_BTR_TS1 CAN_BTR_TS1_Msk
2848#define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos)
2849#define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos)
2850#define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos)
2851#define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos)
2852#define CAN_BTR_TS2_Pos (20U)
2853#define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos)
2854#define CAN_BTR_TS2 CAN_BTR_TS2_Msk
2855#define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos)
2856#define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos)
2857#define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos)
2858#define CAN_BTR_SJW_Pos (24U)
2859#define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos)
2860#define CAN_BTR_SJW CAN_BTR_SJW_Msk
2861#define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos)
2862#define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos)
2863#define CAN_BTR_LBKM_Pos (30U)
2864#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)
2865#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk
2866#define CAN_BTR_SILM_Pos (31U)
2867#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)
2868#define CAN_BTR_SILM CAN_BTR_SILM_Msk
2871/****************** Bit definition for CAN_TI0R register ********************/
2872#define CAN_TI0R_TXRQ_Pos (0U)
2873#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)
2874#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk
2875#define CAN_TI0R_RTR_Pos (1U)
2876#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)
2877#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk
2878#define CAN_TI0R_IDE_Pos (2U)
2879#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)
2880#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk
2881#define CAN_TI0R_EXID_Pos (3U)
2882#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)
2883#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk
2884#define CAN_TI0R_STID_Pos (21U)
2885#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)
2886#define CAN_TI0R_STID CAN_TI0R_STID_Msk
2888/****************** Bit definition for CAN_TDT0R register *******************/
2889#define CAN_TDT0R_DLC_Pos (0U)
2890#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)
2891#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk
2892#define CAN_TDT0R_TGT_Pos (8U)
2893#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)
2894#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk
2895#define CAN_TDT0R_TIME_Pos (16U)
2896#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)
2897#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk
2899/****************** Bit definition for CAN_TDL0R register *******************/
2900#define CAN_TDL0R_DATA0_Pos (0U)
2901#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)
2902#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk
2903#define CAN_TDL0R_DATA1_Pos (8U)
2904#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)
2905#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk
2906#define CAN_TDL0R_DATA2_Pos (16U)
2907#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)
2908#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk
2909#define CAN_TDL0R_DATA3_Pos (24U)
2910#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)
2911#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk
2913/****************** Bit definition for CAN_TDH0R register *******************/
2914#define CAN_TDH0R_DATA4_Pos (0U)
2915#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)
2916#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk
2917#define CAN_TDH0R_DATA5_Pos (8U)
2918#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)
2919#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk
2920#define CAN_TDH0R_DATA6_Pos (16U)
2921#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)
2922#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk
2923#define CAN_TDH0R_DATA7_Pos (24U)
2924#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)
2925#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk
2927/******************* Bit definition for CAN_TI1R register *******************/
2928#define CAN_TI1R_TXRQ_Pos (0U)
2929#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)
2930#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk
2931#define CAN_TI1R_RTR_Pos (1U)
2932#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)
2933#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk
2934#define CAN_TI1R_IDE_Pos (2U)
2935#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)
2936#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk
2937#define CAN_TI1R_EXID_Pos (3U)
2938#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)
2939#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk
2940#define CAN_TI1R_STID_Pos (21U)
2941#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)
2942#define CAN_TI1R_STID CAN_TI1R_STID_Msk
2944/******************* Bit definition for CAN_TDT1R register ******************/
2945#define CAN_TDT1R_DLC_Pos (0U)
2946#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)
2947#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk
2948#define CAN_TDT1R_TGT_Pos (8U)
2949#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)
2950#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk
2951#define CAN_TDT1R_TIME_Pos (16U)
2952#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)
2953#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk
2955/******************* Bit definition for CAN_TDL1R register ******************/
2956#define CAN_TDL1R_DATA0_Pos (0U)
2957#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)
2958#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk
2959#define CAN_TDL1R_DATA1_Pos (8U)
2960#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)
2961#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk
2962#define CAN_TDL1R_DATA2_Pos (16U)
2963#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)
2964#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk
2965#define CAN_TDL1R_DATA3_Pos (24U)
2966#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)
2967#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk
2969/******************* Bit definition for CAN_TDH1R register ******************/
2970#define CAN_TDH1R_DATA4_Pos (0U)
2971#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)
2972#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk
2973#define CAN_TDH1R_DATA5_Pos (8U)
2974#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)
2975#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk
2976#define CAN_TDH1R_DATA6_Pos (16U)
2977#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)
2978#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk
2979#define CAN_TDH1R_DATA7_Pos (24U)
2980#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)
2981#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk
2983/******************* Bit definition for CAN_TI2R register *******************/
2984#define CAN_TI2R_TXRQ_Pos (0U)
2985#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)
2986#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk
2987#define CAN_TI2R_RTR_Pos (1U)
2988#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)
2989#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk
2990#define CAN_TI2R_IDE_Pos (2U)
2991#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)
2992#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk
2993#define CAN_TI2R_EXID_Pos (3U)
2994#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)
2995#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk
2996#define CAN_TI2R_STID_Pos (21U)
2997#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)
2998#define CAN_TI2R_STID CAN_TI2R_STID_Msk
3000/******************* Bit definition for CAN_TDT2R register ******************/
3001#define CAN_TDT2R_DLC_Pos (0U)
3002#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)
3003#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk
3004#define CAN_TDT2R_TGT_Pos (8U)
3005#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)
3006#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk
3007#define CAN_TDT2R_TIME_Pos (16U)
3008#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)
3009#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk
3011/******************* Bit definition for CAN_TDL2R register ******************/
3012#define CAN_TDL2R_DATA0_Pos (0U)
3013#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)
3014#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk
3015#define CAN_TDL2R_DATA1_Pos (8U)
3016#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)
3017#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk
3018#define CAN_TDL2R_DATA2_Pos (16U)
3019#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)
3020#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk
3021#define CAN_TDL2R_DATA3_Pos (24U)
3022#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)
3023#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk
3025/******************* Bit definition for CAN_TDH2R register ******************/
3026#define CAN_TDH2R_DATA4_Pos (0U)
3027#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)
3028#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk
3029#define CAN_TDH2R_DATA5_Pos (8U)
3030#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)
3031#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk
3032#define CAN_TDH2R_DATA6_Pos (16U)
3033#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)
3034#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk
3035#define CAN_TDH2R_DATA7_Pos (24U)
3036#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)
3037#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk
3039/******************* Bit definition for CAN_RI0R register *******************/
3040#define CAN_RI0R_RTR_Pos (1U)
3041#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)
3042#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk
3043#define CAN_RI0R_IDE_Pos (2U)
3044#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)
3045#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk
3046#define CAN_RI0R_EXID_Pos (3U)
3047#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)
3048#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk
3049#define CAN_RI0R_STID_Pos (21U)
3050#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)
3051#define CAN_RI0R_STID CAN_RI0R_STID_Msk
3053/******************* Bit definition for CAN_RDT0R register ******************/
3054#define CAN_RDT0R_DLC_Pos (0U)
3055#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)
3056#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk
3057#define CAN_RDT0R_FMI_Pos (8U)
3058#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)
3059#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk
3060#define CAN_RDT0R_TIME_Pos (16U)
3061#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)
3062#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk
3064/******************* Bit definition for CAN_RDL0R register ******************/
3065#define CAN_RDL0R_DATA0_Pos (0U)
3066#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)
3067#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk
3068#define CAN_RDL0R_DATA1_Pos (8U)
3069#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)
3070#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk
3071#define CAN_RDL0R_DATA2_Pos (16U)
3072#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)
3073#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk
3074#define CAN_RDL0R_DATA3_Pos (24U)
3075#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)
3076#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk
3078/******************* Bit definition for CAN_RDH0R register ******************/
3079#define CAN_RDH0R_DATA4_Pos (0U)
3080#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)
3081#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk
3082#define CAN_RDH0R_DATA5_Pos (8U)
3083#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)
3084#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk
3085#define CAN_RDH0R_DATA6_Pos (16U)
3086#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)
3087#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk
3088#define CAN_RDH0R_DATA7_Pos (24U)
3089#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)
3090#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk
3092/******************* Bit definition for CAN_RI1R register *******************/
3093#define CAN_RI1R_RTR_Pos (1U)
3094#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)
3095#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk
3096#define CAN_RI1R_IDE_Pos (2U)
3097#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)
3098#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk
3099#define CAN_RI1R_EXID_Pos (3U)
3100#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)
3101#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk
3102#define CAN_RI1R_STID_Pos (21U)
3103#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)
3104#define CAN_RI1R_STID CAN_RI1R_STID_Msk
3106/******************* Bit definition for CAN_RDT1R register ******************/
3107#define CAN_RDT1R_DLC_Pos (0U)
3108#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)
3109#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk
3110#define CAN_RDT1R_FMI_Pos (8U)
3111#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)
3112#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk
3113#define CAN_RDT1R_TIME_Pos (16U)
3114#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)
3115#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk
3117/******************* Bit definition for CAN_RDL1R register ******************/
3118#define CAN_RDL1R_DATA0_Pos (0U)
3119#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)
3120#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk
3121#define CAN_RDL1R_DATA1_Pos (8U)
3122#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)
3123#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk
3124#define CAN_RDL1R_DATA2_Pos (16U)
3125#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)
3126#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk
3127#define CAN_RDL1R_DATA3_Pos (24U)
3128#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)
3129#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk
3131/******************* Bit definition for CAN_RDH1R register ******************/
3132#define CAN_RDH1R_DATA4_Pos (0U)
3133#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)
3134#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk
3135#define CAN_RDH1R_DATA5_Pos (8U)
3136#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)
3137#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk
3138#define CAN_RDH1R_DATA6_Pos (16U)
3139#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)
3140#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk
3141#define CAN_RDH1R_DATA7_Pos (24U)
3142#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)
3143#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk
3146/******************* Bit definition for CAN_FMR register ********************/
3147#define CAN_FMR_FINIT_Pos (0U)
3148#define CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos)
3149#define CAN_FMR_FINIT CAN_FMR_FINIT_Msk
3151/******************* Bit definition for CAN_FM1R register *******************/
3152#define CAN_FM1R_FBM_Pos (0U)
3153#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)
3154#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk
3155#define CAN_FM1R_FBM0_Pos (0U)
3156#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)
3157#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk
3158#define CAN_FM1R_FBM1_Pos (1U)
3159#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)
3160#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk
3161#define CAN_FM1R_FBM2_Pos (2U)
3162#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)
3163#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk
3164#define CAN_FM1R_FBM3_Pos (3U)
3165#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)
3166#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk
3167#define CAN_FM1R_FBM4_Pos (4U)
3168#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)
3169#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk
3170#define CAN_FM1R_FBM5_Pos (5U)
3171#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)
3172#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk
3173#define CAN_FM1R_FBM6_Pos (6U)
3174#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)
3175#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk
3176#define CAN_FM1R_FBM7_Pos (7U)
3177#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)
3178#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk
3179#define CAN_FM1R_FBM8_Pos (8U)
3180#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)
3181#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk
3182#define CAN_FM1R_FBM9_Pos (9U)
3183#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)
3184#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk
3185#define CAN_FM1R_FBM10_Pos (10U)
3186#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)
3187#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk
3188#define CAN_FM1R_FBM11_Pos (11U)
3189#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)
3190#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk
3191#define CAN_FM1R_FBM12_Pos (12U)
3192#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)
3193#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk
3194#define CAN_FM1R_FBM13_Pos (13U)
3195#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)
3196#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk
3198/******************* Bit definition for CAN_FS1R register *******************/
3199#define CAN_FS1R_FSC_Pos (0U)
3200#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)
3201#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk
3202#define CAN_FS1R_FSC0_Pos (0U)
3203#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)
3204#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk
3205#define CAN_FS1R_FSC1_Pos (1U)
3206#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)
3207#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk
3208#define CAN_FS1R_FSC2_Pos (2U)
3209#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)
3210#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk
3211#define CAN_FS1R_FSC3_Pos (3U)
3212#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)
3213#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk
3214#define CAN_FS1R_FSC4_Pos (4U)
3215#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)
3216#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk
3217#define CAN_FS1R_FSC5_Pos (5U)
3218#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)
3219#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk
3220#define CAN_FS1R_FSC6_Pos (6U)
3221#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)
3222#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk
3223#define CAN_FS1R_FSC7_Pos (7U)
3224#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)
3225#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk
3226#define CAN_FS1R_FSC8_Pos (8U)
3227#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)
3228#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk
3229#define CAN_FS1R_FSC9_Pos (9U)
3230#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)
3231#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk
3232#define CAN_FS1R_FSC10_Pos (10U)
3233#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)
3234#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk
3235#define CAN_FS1R_FSC11_Pos (11U)
3236#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)
3237#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk
3238#define CAN_FS1R_FSC12_Pos (12U)
3239#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)
3240#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk
3241#define CAN_FS1R_FSC13_Pos (13U)
3242#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)
3243#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk
3245/****************** Bit definition for CAN_FFA1R register *******************/
3246#define CAN_FFA1R_FFA_Pos (0U)
3247#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)
3248#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk
3249#define CAN_FFA1R_FFA0_Pos (0U)
3250#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)
3251#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk
3252#define CAN_FFA1R_FFA1_Pos (1U)
3253#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)
3254#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk
3255#define CAN_FFA1R_FFA2_Pos (2U)
3256#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)
3257#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk
3258#define CAN_FFA1R_FFA3_Pos (3U)
3259#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)
3260#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk
3261#define CAN_FFA1R_FFA4_Pos (4U)
3262#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)
3263#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk
3264#define CAN_FFA1R_FFA5_Pos (5U)
3265#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)
3266#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk
3267#define CAN_FFA1R_FFA6_Pos (6U)
3268#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)
3269#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk
3270#define CAN_FFA1R_FFA7_Pos (7U)
3271#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)
3272#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk
3273#define CAN_FFA1R_FFA8_Pos (8U)
3274#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)
3275#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk
3276#define CAN_FFA1R_FFA9_Pos (9U)
3277#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)
3278#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk
3279#define CAN_FFA1R_FFA10_Pos (10U)
3280#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)
3281#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk
3282#define CAN_FFA1R_FFA11_Pos (11U)
3283#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)
3284#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk
3285#define CAN_FFA1R_FFA12_Pos (12U)
3286#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)
3287#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk
3288#define CAN_FFA1R_FFA13_Pos (13U)
3289#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)
3290#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk
3292/******************* Bit definition for CAN_FA1R register *******************/
3293#define CAN_FA1R_FACT_Pos (0U)
3294#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)
3295#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk
3296#define CAN_FA1R_FACT0_Pos (0U)
3297#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)
3298#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk
3299#define CAN_FA1R_FACT1_Pos (1U)
3300#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)
3301#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk
3302#define CAN_FA1R_FACT2_Pos (2U)
3303#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)
3304#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk
3305#define CAN_FA1R_FACT3_Pos (3U)
3306#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)
3307#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk
3308#define CAN_FA1R_FACT4_Pos (4U)
3309#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)
3310#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk
3311#define CAN_FA1R_FACT5_Pos (5U)
3312#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)
3313#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk
3314#define CAN_FA1R_FACT6_Pos (6U)
3315#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)
3316#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk
3317#define CAN_FA1R_FACT7_Pos (7U)
3318#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)
3319#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk
3320#define CAN_FA1R_FACT8_Pos (8U)
3321#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)
3322#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk
3323#define CAN_FA1R_FACT9_Pos (9U)
3324#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)
3325#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk
3326#define CAN_FA1R_FACT10_Pos (10U)
3327#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)
3328#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk
3329#define CAN_FA1R_FACT11_Pos (11U)
3330#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)
3331#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk
3332#define CAN_FA1R_FACT12_Pos (12U)
3333#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)
3334#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk
3335#define CAN_FA1R_FACT13_Pos (13U)
3336#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)
3337#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk
3339/******************* Bit definition for CAN_F0R1 register *******************/
3340#define CAN_F0R1_FB0_Pos (0U)
3341#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)
3342#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk
3343#define CAN_F0R1_FB1_Pos (1U)
3344#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)
3345#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk
3346#define CAN_F0R1_FB2_Pos (2U)
3347#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)
3348#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk
3349#define CAN_F0R1_FB3_Pos (3U)
3350#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)
3351#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk
3352#define CAN_F0R1_FB4_Pos (4U)
3353#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)
3354#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk
3355#define CAN_F0R1_FB5_Pos (5U)
3356#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)
3357#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk
3358#define CAN_F0R1_FB6_Pos (6U)
3359#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)
3360#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk
3361#define CAN_F0R1_FB7_Pos (7U)
3362#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)
3363#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk
3364#define CAN_F0R1_FB8_Pos (8U)
3365#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)
3366#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk
3367#define CAN_F0R1_FB9_Pos (9U)
3368#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)
3369#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk
3370#define CAN_F0R1_FB10_Pos (10U)
3371#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)
3372#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk
3373#define CAN_F0R1_FB11_Pos (11U)
3374#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)
3375#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk
3376#define CAN_F0R1_FB12_Pos (12U)
3377#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)
3378#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk
3379#define CAN_F0R1_FB13_Pos (13U)
3380#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)
3381#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk
3382#define CAN_F0R1_FB14_Pos (14U)
3383#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)
3384#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk
3385#define CAN_F0R1_FB15_Pos (15U)
3386#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)
3387#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk
3388#define CAN_F0R1_FB16_Pos (16U)
3389#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)
3390#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk
3391#define CAN_F0R1_FB17_Pos (17U)
3392#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)
3393#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk
3394#define CAN_F0R1_FB18_Pos (18U)
3395#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)
3396#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk
3397#define CAN_F0R1_FB19_Pos (19U)
3398#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)
3399#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk
3400#define CAN_F0R1_FB20_Pos (20U)
3401#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)
3402#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk
3403#define CAN_F0R1_FB21_Pos (21U)
3404#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)
3405#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk
3406#define CAN_F0R1_FB22_Pos (22U)
3407#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)
3408#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk
3409#define CAN_F0R1_FB23_Pos (23U)
3410#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)
3411#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk
3412#define CAN_F0R1_FB24_Pos (24U)
3413#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)
3414#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk
3415#define CAN_F0R1_FB25_Pos (25U)
3416#define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos)
3417#define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk
3418#define CAN_F0R1_FB26_Pos (26U)
3419#define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos)
3420#define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk
3421#define CAN_F0R1_FB27_Pos (27U)
3422#define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos)
3423#define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk
3424#define CAN_F0R1_FB28_Pos (28U)
3425#define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos)
3426#define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk
3427#define CAN_F0R1_FB29_Pos (29U)
3428#define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos)
3429#define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk
3430#define CAN_F0R1_FB30_Pos (30U)
3431#define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos)
3432#define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk
3433#define CAN_F0R1_FB31_Pos (31U)
3434#define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos)
3435#define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk
3437/******************* Bit definition for CAN_F1R1 register *******************/
3438#define CAN_F1R1_FB0_Pos (0U)
3439#define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos)
3440#define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk
3441#define CAN_F1R1_FB1_Pos (1U)
3442#define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos)
3443#define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk
3444#define CAN_F1R1_FB2_Pos (2U)
3445#define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos)
3446#define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk
3447#define CAN_F1R1_FB3_Pos (3U)
3448#define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos)
3449#define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk
3450#define CAN_F1R1_FB4_Pos (4U)
3451#define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos)
3452#define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk
3453#define CAN_F1R1_FB5_Pos (5U)
3454#define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos)
3455#define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk
3456#define CAN_F1R1_FB6_Pos (6U)
3457#define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos)
3458#define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk
3459#define CAN_F1R1_FB7_Pos (7U)
3460#define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos)
3461#define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk
3462#define CAN_F1R1_FB8_Pos (8U)
3463#define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos)
3464#define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk
3465#define CAN_F1R1_FB9_Pos (9U)
3466#define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos)
3467#define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk
3468#define CAN_F1R1_FB10_Pos (10U)
3469#define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos)
3470#define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk
3471#define CAN_F1R1_FB11_Pos (11U)
3472#define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos)
3473#define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk
3474#define CAN_F1R1_FB12_Pos (12U)
3475#define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos)
3476#define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk
3477#define CAN_F1R1_FB13_Pos (13U)
3478#define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos)
3479#define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk
3480#define CAN_F1R1_FB14_Pos (14U)
3481#define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos)
3482#define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk
3483#define CAN_F1R1_FB15_Pos (15U)
3484#define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos)
3485#define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk
3486#define CAN_F1R1_FB16_Pos (16U)
3487#define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos)
3488#define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk
3489#define CAN_F1R1_FB17_Pos (17U)
3490#define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos)
3491#define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk
3492#define CAN_F1R1_FB18_Pos (18U)
3493#define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos)
3494#define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk
3495#define CAN_F1R1_FB19_Pos (19U)
3496#define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos)
3497#define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk
3498#define CAN_F1R1_FB20_Pos (20U)
3499#define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos)
3500#define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk
3501#define CAN_F1R1_FB21_Pos (21U)
3502#define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos)
3503#define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk
3504#define CAN_F1R1_FB22_Pos (22U)
3505#define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos)
3506#define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk
3507#define CAN_F1R1_FB23_Pos (23U)
3508#define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos)
3509#define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk
3510#define CAN_F1R1_FB24_Pos (24U)
3511#define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos)
3512#define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk
3513#define CAN_F1R1_FB25_Pos (25U)
3514#define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos)
3515#define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk
3516#define CAN_F1R1_FB26_Pos (26U)
3517#define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos)
3518#define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk
3519#define CAN_F1R1_FB27_Pos (27U)
3520#define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos)
3521#define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk
3522#define CAN_F1R1_FB28_Pos (28U)
3523#define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos)
3524#define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk
3525#define CAN_F1R1_FB29_Pos (29U)
3526#define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos)
3527#define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk
3528#define CAN_F1R1_FB30_Pos (30U)
3529#define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos)
3530#define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk
3531#define CAN_F1R1_FB31_Pos (31U)
3532#define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos)
3533#define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk
3535/******************* Bit definition for CAN_F2R1 register *******************/
3536#define CAN_F2R1_FB0_Pos (0U)
3537#define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos)
3538#define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk
3539#define CAN_F2R1_FB1_Pos (1U)
3540#define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos)
3541#define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk
3542#define CAN_F2R1_FB2_Pos (2U)
3543#define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos)
3544#define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk
3545#define CAN_F2R1_FB3_Pos (3U)
3546#define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos)
3547#define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk
3548#define CAN_F2R1_FB4_Pos (4U)
3549#define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos)
3550#define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk
3551#define CAN_F2R1_FB5_Pos (5U)
3552#define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos)
3553#define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk
3554#define CAN_F2R1_FB6_Pos (6U)
3555#define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos)
3556#define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk
3557#define CAN_F2R1_FB7_Pos (7U)
3558#define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos)
3559#define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk
3560#define CAN_F2R1_FB8_Pos (8U)
3561#define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos)
3562#define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk
3563#define CAN_F2R1_FB9_Pos (9U)
3564#define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos)
3565#define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk
3566#define CAN_F2R1_FB10_Pos (10U)
3567#define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos)
3568#define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk
3569#define CAN_F2R1_FB11_Pos (11U)
3570#define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos)
3571#define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk
3572#define CAN_F2R1_FB12_Pos (12U)
3573#define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos)
3574#define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk
3575#define CAN_F2R1_FB13_Pos (13U)
3576#define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos)
3577#define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk
3578#define CAN_F2R1_FB14_Pos (14U)
3579#define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos)
3580#define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk
3581#define CAN_F2R1_FB15_Pos (15U)
3582#define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos)
3583#define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk
3584#define CAN_F2R1_FB16_Pos (16U)
3585#define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos)
3586#define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk
3587#define CAN_F2R1_FB17_Pos (17U)
3588#define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos)
3589#define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk
3590#define CAN_F2R1_FB18_Pos (18U)
3591#define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos)
3592#define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk
3593#define CAN_F2R1_FB19_Pos (19U)
3594#define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos)
3595#define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk
3596#define CAN_F2R1_FB20_Pos (20U)
3597#define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos)
3598#define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk
3599#define CAN_F2R1_FB21_Pos (21U)
3600#define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos)
3601#define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk
3602#define CAN_F2R1_FB22_Pos (22U)
3603#define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos)
3604#define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk
3605#define CAN_F2R1_FB23_Pos (23U)
3606#define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos)
3607#define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk
3608#define CAN_F2R1_FB24_Pos (24U)
3609#define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos)
3610#define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk
3611#define CAN_F2R1_FB25_Pos (25U)
3612#define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos)
3613#define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk
3614#define CAN_F2R1_FB26_Pos (26U)
3615#define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos)
3616#define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk
3617#define CAN_F2R1_FB27_Pos (27U)
3618#define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos)
3619#define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk
3620#define CAN_F2R1_FB28_Pos (28U)
3621#define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos)
3622#define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk
3623#define CAN_F2R1_FB29_Pos (29U)
3624#define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos)
3625#define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk
3626#define CAN_F2R1_FB30_Pos (30U)
3627#define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos)
3628#define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk
3629#define CAN_F2R1_FB31_Pos (31U)
3630#define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos)
3631#define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk
3633/******************* Bit definition for CAN_F3R1 register *******************/
3634#define CAN_F3R1_FB0_Pos (0U)
3635#define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos)
3636#define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk
3637#define CAN_F3R1_FB1_Pos (1U)
3638#define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos)
3639#define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk
3640#define CAN_F3R1_FB2_Pos (2U)
3641#define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos)
3642#define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk
3643#define CAN_F3R1_FB3_Pos (3U)
3644#define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos)
3645#define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk
3646#define CAN_F3R1_FB4_Pos (4U)
3647#define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos)
3648#define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk
3649#define CAN_F3R1_FB5_Pos (5U)
3650#define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos)
3651#define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk
3652#define CAN_F3R1_FB6_Pos (6U)
3653#define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos)
3654#define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk
3655#define CAN_F3R1_FB7_Pos (7U)
3656#define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos)
3657#define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk
3658#define CAN_F3R1_FB8_Pos (8U)
3659#define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos)
3660#define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk
3661#define CAN_F3R1_FB9_Pos (9U)
3662#define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos)
3663#define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk
3664#define CAN_F3R1_FB10_Pos (10U)
3665#define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos)
3666#define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk
3667#define CAN_F3R1_FB11_Pos (11U)
3668#define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos)
3669#define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk
3670#define CAN_F3R1_FB12_Pos (12U)
3671#define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos)
3672#define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk
3673#define CAN_F3R1_FB13_Pos (13U)
3674#define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos)
3675#define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk
3676#define CAN_F3R1_FB14_Pos (14U)
3677#define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos)
3678#define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk
3679#define CAN_F3R1_FB15_Pos (15U)
3680#define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos)
3681#define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk
3682#define CAN_F3R1_FB16_Pos (16U)
3683#define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos)
3684#define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk
3685#define CAN_F3R1_FB17_Pos (17U)
3686#define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos)
3687#define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk
3688#define CAN_F3R1_FB18_Pos (18U)
3689#define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos)
3690#define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk
3691#define CAN_F3R1_FB19_Pos (19U)
3692#define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos)
3693#define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk
3694#define CAN_F3R1_FB20_Pos (20U)
3695#define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos)
3696#define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk
3697#define CAN_F3R1_FB21_Pos (21U)
3698#define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos)
3699#define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk
3700#define CAN_F3R1_FB22_Pos (22U)
3701#define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos)
3702#define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk
3703#define CAN_F3R1_FB23_Pos (23U)
3704#define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos)
3705#define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk
3706#define CAN_F3R1_FB24_Pos (24U)
3707#define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos)
3708#define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk
3709#define CAN_F3R1_FB25_Pos (25U)
3710#define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos)
3711#define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk
3712#define CAN_F3R1_FB26_Pos (26U)
3713#define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos)
3714#define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk
3715#define CAN_F3R1_FB27_Pos (27U)
3716#define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos)
3717#define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk
3718#define CAN_F3R1_FB28_Pos (28U)
3719#define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos)
3720#define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk
3721#define CAN_F3R1_FB29_Pos (29U)
3722#define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos)
3723#define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk
3724#define CAN_F3R1_FB30_Pos (30U)
3725#define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos)
3726#define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk
3727#define CAN_F3R1_FB31_Pos (31U)
3728#define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos)
3729#define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk
3731/******************* Bit definition for CAN_F4R1 register *******************/
3732#define CAN_F4R1_FB0_Pos (0U)
3733#define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos)
3734#define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk
3735#define CAN_F4R1_FB1_Pos (1U)
3736#define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos)
3737#define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk
3738#define CAN_F4R1_FB2_Pos (2U)
3739#define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos)
3740#define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk
3741#define CAN_F4R1_FB3_Pos (3U)
3742#define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos)
3743#define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk
3744#define CAN_F4R1_FB4_Pos (4U)
3745#define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos)
3746#define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk
3747#define CAN_F4R1_FB5_Pos (5U)
3748#define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos)
3749#define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk
3750#define CAN_F4R1_FB6_Pos (6U)
3751#define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos)
3752#define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk
3753#define CAN_F4R1_FB7_Pos (7U)
3754#define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos)
3755#define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk
3756#define CAN_F4R1_FB8_Pos (8U)
3757#define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos)
3758#define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk
3759#define CAN_F4R1_FB9_Pos (9U)
3760#define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos)
3761#define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk
3762#define CAN_F4R1_FB10_Pos (10U)
3763#define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos)
3764#define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk
3765#define CAN_F4R1_FB11_Pos (11U)
3766#define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos)
3767#define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk
3768#define CAN_F4R1_FB12_Pos (12U)
3769#define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos)
3770#define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk
3771#define CAN_F4R1_FB13_Pos (13U)
3772#define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos)
3773#define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk
3774#define CAN_F4R1_FB14_Pos (14U)
3775#define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos)
3776#define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk
3777#define CAN_F4R1_FB15_Pos (15U)
3778#define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos)
3779#define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk
3780#define CAN_F4R1_FB16_Pos (16U)
3781#define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos)
3782#define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk
3783#define CAN_F4R1_FB17_Pos (17U)
3784#define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos)
3785#define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk
3786#define CAN_F4R1_FB18_Pos (18U)
3787#define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos)
3788#define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk
3789#define CAN_F4R1_FB19_Pos (19U)
3790#define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos)
3791#define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk
3792#define CAN_F4R1_FB20_Pos (20U)
3793#define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos)
3794#define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk
3795#define CAN_F4R1_FB21_Pos (21U)
3796#define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos)
3797#define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk
3798#define CAN_F4R1_FB22_Pos (22U)
3799#define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos)
3800#define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk
3801#define CAN_F4R1_FB23_Pos (23U)
3802#define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos)
3803#define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk
3804#define CAN_F4R1_FB24_Pos (24U)
3805#define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos)
3806#define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk
3807#define CAN_F4R1_FB25_Pos (25U)
3808#define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos)
3809#define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk
3810#define CAN_F4R1_FB26_Pos (26U)
3811#define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos)
3812#define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk
3813#define CAN_F4R1_FB27_Pos (27U)
3814#define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos)
3815#define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk
3816#define CAN_F4R1_FB28_Pos (28U)
3817#define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos)
3818#define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk
3819#define CAN_F4R1_FB29_Pos (29U)
3820#define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos)
3821#define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk
3822#define CAN_F4R1_FB30_Pos (30U)
3823#define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos)
3824#define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk
3825#define CAN_F4R1_FB31_Pos (31U)
3826#define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos)
3827#define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk
3829/******************* Bit definition for CAN_F5R1 register *******************/
3830#define CAN_F5R1_FB0_Pos (0U)
3831#define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos)
3832#define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk
3833#define CAN_F5R1_FB1_Pos (1U)
3834#define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos)
3835#define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk
3836#define CAN_F5R1_FB2_Pos (2U)
3837#define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos)
3838#define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk
3839#define CAN_F5R1_FB3_Pos (3U)
3840#define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos)
3841#define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk
3842#define CAN_F5R1_FB4_Pos (4U)
3843#define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos)
3844#define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk
3845#define CAN_F5R1_FB5_Pos (5U)
3846#define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos)
3847#define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk
3848#define CAN_F5R1_FB6_Pos (6U)
3849#define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos)
3850#define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk
3851#define CAN_F5R1_FB7_Pos (7U)
3852#define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos)
3853#define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk
3854#define CAN_F5R1_FB8_Pos (8U)
3855#define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos)
3856#define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk
3857#define CAN_F5R1_FB9_Pos (9U)
3858#define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos)
3859#define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk
3860#define CAN_F5R1_FB10_Pos (10U)
3861#define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos)
3862#define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk
3863#define CAN_F5R1_FB11_Pos (11U)
3864#define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos)
3865#define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk
3866#define CAN_F5R1_FB12_Pos (12U)
3867#define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos)
3868#define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk
3869#define CAN_F5R1_FB13_Pos (13U)
3870#define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos)
3871#define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk
3872#define CAN_F5R1_FB14_Pos (14U)
3873#define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos)
3874#define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk
3875#define CAN_F5R1_FB15_Pos (15U)
3876#define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos)
3877#define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk
3878#define CAN_F5R1_FB16_Pos (16U)
3879#define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos)
3880#define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk
3881#define CAN_F5R1_FB17_Pos (17U)
3882#define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos)
3883#define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk
3884#define CAN_F5R1_FB18_Pos (18U)
3885#define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos)
3886#define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk
3887#define CAN_F5R1_FB19_Pos (19U)
3888#define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos)
3889#define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk
3890#define CAN_F5R1_FB20_Pos (20U)
3891#define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos)
3892#define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk
3893#define CAN_F5R1_FB21_Pos (21U)
3894#define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos)
3895#define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk
3896#define CAN_F5R1_FB22_Pos (22U)
3897#define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos)
3898#define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk
3899#define CAN_F5R1_FB23_Pos (23U)
3900#define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos)
3901#define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk
3902#define CAN_F5R1_FB24_Pos (24U)
3903#define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos)
3904#define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk
3905#define CAN_F5R1_FB25_Pos (25U)
3906#define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos)
3907#define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk
3908#define CAN_F5R1_FB26_Pos (26U)
3909#define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos)
3910#define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk
3911#define CAN_F5R1_FB27_Pos (27U)
3912#define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos)
3913#define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk
3914#define CAN_F5R1_FB28_Pos (28U)
3915#define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos)
3916#define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk
3917#define CAN_F5R1_FB29_Pos (29U)
3918#define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos)
3919#define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk
3920#define CAN_F5R1_FB30_Pos (30U)
3921#define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos)
3922#define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk
3923#define CAN_F5R1_FB31_Pos (31U)
3924#define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos)
3925#define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk
3927/******************* Bit definition for CAN_F6R1 register *******************/
3928#define CAN_F6R1_FB0_Pos (0U)
3929#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)
3930#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk
3931#define CAN_F6R1_FB1_Pos (1U)
3932#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)
3933#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk
3934#define CAN_F6R1_FB2_Pos (2U)
3935#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)
3936#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk
3937#define CAN_F6R1_FB3_Pos (3U)
3938#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)
3939#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk
3940#define CAN_F6R1_FB4_Pos (4U)
3941#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)
3942#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk
3943#define CAN_F6R1_FB5_Pos (5U)
3944#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)
3945#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk
3946#define CAN_F6R1_FB6_Pos (6U)
3947#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)
3948#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk
3949#define CAN_F6R1_FB7_Pos (7U)
3950#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)
3951#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk
3952#define CAN_F6R1_FB8_Pos (8U)
3953#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)
3954#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk
3955#define CAN_F6R1_FB9_Pos (9U)
3956#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)
3957#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk
3958#define CAN_F6R1_FB10_Pos (10U)
3959#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)
3960#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk
3961#define CAN_F6R1_FB11_Pos (11U)
3962#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)
3963#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk
3964#define CAN_F6R1_FB12_Pos (12U)
3965#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)
3966#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk
3967#define CAN_F6R1_FB13_Pos (13U)
3968#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)
3969#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk
3970#define CAN_F6R1_FB14_Pos (14U)
3971#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)
3972#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk
3973#define CAN_F6R1_FB15_Pos (15U)
3974#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)
3975#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk
3976#define CAN_F6R1_FB16_Pos (16U)
3977#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)
3978#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk
3979#define CAN_F6R1_FB17_Pos (17U)
3980#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)
3981#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk
3982#define CAN_F6R1_FB18_Pos (18U)
3983#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)
3984#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk
3985#define CAN_F6R1_FB19_Pos (19U)
3986#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)
3987#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk
3988#define CAN_F6R1_FB20_Pos (20U)
3989#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)
3990#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk
3991#define CAN_F6R1_FB21_Pos (21U)
3992#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)
3993#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk
3994#define CAN_F6R1_FB22_Pos (22U)
3995#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)
3996#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk
3997#define CAN_F6R1_FB23_Pos (23U)
3998#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)
3999#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk
4000#define CAN_F6R1_FB24_Pos (24U)
4001#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)
4002#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk
4003#define CAN_F6R1_FB25_Pos (25U)
4004#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)
4005#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk
4006#define CAN_F6R1_FB26_Pos (26U)
4007#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)
4008#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk
4009#define CAN_F6R1_FB27_Pos (27U)
4010#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)
4011#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk
4012#define CAN_F6R1_FB28_Pos (28U)
4013#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)
4014#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk
4015#define CAN_F6R1_FB29_Pos (29U)
4016#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)
4017#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk
4018#define CAN_F6R1_FB30_Pos (30U)
4019#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)
4020#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk
4021#define CAN_F6R1_FB31_Pos (31U)
4022#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)
4023#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk
4025/******************* Bit definition for CAN_F7R1 register *******************/
4026#define CAN_F7R1_FB0_Pos (0U)
4027#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)
4028#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk
4029#define CAN_F7R1_FB1_Pos (1U)
4030#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)
4031#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk
4032#define CAN_F7R1_FB2_Pos (2U)
4033#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)
4034#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk
4035#define CAN_F7R1_FB3_Pos (3U)
4036#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)
4037#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk
4038#define CAN_F7R1_FB4_Pos (4U)
4039#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)
4040#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk
4041#define CAN_F7R1_FB5_Pos (5U)
4042#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)
4043#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk
4044#define CAN_F7R1_FB6_Pos (6U)
4045#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)
4046#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk
4047#define CAN_F7R1_FB7_Pos (7U)
4048#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)
4049#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk
4050#define CAN_F7R1_FB8_Pos (8U)
4051#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)
4052#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk
4053#define CAN_F7R1_FB9_Pos (9U)
4054#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)
4055#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk
4056#define CAN_F7R1_FB10_Pos (10U)
4057#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)
4058#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk
4059#define CAN_F7R1_FB11_Pos (11U)
4060#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)
4061#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk
4062#define CAN_F7R1_FB12_Pos (12U)
4063#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)
4064#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk
4065#define CAN_F7R1_FB13_Pos (13U)
4066#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)
4067#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk
4068#define CAN_F7R1_FB14_Pos (14U)
4069#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)
4070#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk
4071#define CAN_F7R1_FB15_Pos (15U)
4072#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)
4073#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk
4074#define CAN_F7R1_FB16_Pos (16U)
4075#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)
4076#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk
4077#define CAN_F7R1_FB17_Pos (17U)
4078#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)
4079#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk
4080#define CAN_F7R1_FB18_Pos (18U)
4081#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)
4082#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk
4083#define CAN_F7R1_FB19_Pos (19U)
4084#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)
4085#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk
4086#define CAN_F7R1_FB20_Pos (20U)
4087#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)
4088#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk
4089#define CAN_F7R1_FB21_Pos (21U)
4090#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)
4091#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk
4092#define CAN_F7R1_FB22_Pos (22U)
4093#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)
4094#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk
4095#define CAN_F7R1_FB23_Pos (23U)
4096#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)
4097#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk
4098#define CAN_F7R1_FB24_Pos (24U)
4099#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)
4100#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk
4101#define CAN_F7R1_FB25_Pos (25U)
4102#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)
4103#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk
4104#define CAN_F7R1_FB26_Pos (26U)
4105#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)
4106#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk
4107#define CAN_F7R1_FB27_Pos (27U)
4108#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)
4109#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk
4110#define CAN_F7R1_FB28_Pos (28U)
4111#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)
4112#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk
4113#define CAN_F7R1_FB29_Pos (29U)
4114#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)
4115#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk
4116#define CAN_F7R1_FB30_Pos (30U)
4117#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)
4118#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk
4119#define CAN_F7R1_FB31_Pos (31U)
4120#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)
4121#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk
4123/******************* Bit definition for CAN_F8R1 register *******************/
4124#define CAN_F8R1_FB0_Pos (0U)
4125#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)
4126#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk
4127#define CAN_F8R1_FB1_Pos (1U)
4128#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)
4129#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk
4130#define CAN_F8R1_FB2_Pos (2U)
4131#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)
4132#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk
4133#define CAN_F8R1_FB3_Pos (3U)
4134#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)
4135#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk
4136#define CAN_F8R1_FB4_Pos (4U)
4137#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)
4138#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk
4139#define CAN_F8R1_FB5_Pos (5U)
4140#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)
4141#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk
4142#define CAN_F8R1_FB6_Pos (6U)
4143#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)
4144#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk
4145#define CAN_F8R1_FB7_Pos (7U)
4146#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)
4147#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk
4148#define CAN_F8R1_FB8_Pos (8U)
4149#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)
4150#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk
4151#define CAN_F8R1_FB9_Pos (9U)
4152#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)
4153#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk
4154#define CAN_F8R1_FB10_Pos (10U)
4155#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)
4156#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk
4157#define CAN_F8R1_FB11_Pos (11U)
4158#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)
4159#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk
4160#define CAN_F8R1_FB12_Pos (12U)
4161#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)
4162#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk
4163#define CAN_F8R1_FB13_Pos (13U)
4164#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)
4165#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk
4166#define CAN_F8R1_FB14_Pos (14U)
4167#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)
4168#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk
4169#define CAN_F8R1_FB15_Pos (15U)
4170#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)
4171#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk
4172#define CAN_F8R1_FB16_Pos (16U)
4173#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)
4174#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk
4175#define CAN_F8R1_FB17_Pos (17U)
4176#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)
4177#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk
4178#define CAN_F8R1_FB18_Pos (18U)
4179#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)
4180#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk
4181#define CAN_F8R1_FB19_Pos (19U)
4182#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)
4183#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk
4184#define CAN_F8R1_FB20_Pos (20U)
4185#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)
4186#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk
4187#define CAN_F8R1_FB21_Pos (21U)
4188#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)
4189#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk
4190#define CAN_F8R1_FB22_Pos (22U)
4191#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)
4192#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk
4193#define CAN_F8R1_FB23_Pos (23U)
4194#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)
4195#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk
4196#define CAN_F8R1_FB24_Pos (24U)
4197#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)
4198#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk
4199#define CAN_F8R1_FB25_Pos (25U)
4200#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)
4201#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk
4202#define CAN_F8R1_FB26_Pos (26U)
4203#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)
4204#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk
4205#define CAN_F8R1_FB27_Pos (27U)
4206#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)
4207#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk
4208#define CAN_F8R1_FB28_Pos (28U)
4209#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)
4210#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk
4211#define CAN_F8R1_FB29_Pos (29U)
4212#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)
4213#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk
4214#define CAN_F8R1_FB30_Pos (30U)
4215#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)
4216#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk
4217#define CAN_F8R1_FB31_Pos (31U)
4218#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)
4219#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk
4221/******************* Bit definition for CAN_F9R1 register *******************/
4222#define CAN_F9R1_FB0_Pos (0U)
4223#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)
4224#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk
4225#define CAN_F9R1_FB1_Pos (1U)
4226#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)
4227#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk
4228#define CAN_F9R1_FB2_Pos (2U)
4229#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)
4230#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk
4231#define CAN_F9R1_FB3_Pos (3U)
4232#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)
4233#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk
4234#define CAN_F9R1_FB4_Pos (4U)
4235#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)
4236#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk
4237#define CAN_F9R1_FB5_Pos (5U)
4238#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)
4239#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk
4240#define CAN_F9R1_FB6_Pos (6U)
4241#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)
4242#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk
4243#define CAN_F9R1_FB7_Pos (7U)
4244#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)
4245#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk
4246#define CAN_F9R1_FB8_Pos (8U)
4247#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)
4248#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk
4249#define CAN_F9R1_FB9_Pos (9U)
4250#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)
4251#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk
4252#define CAN_F9R1_FB10_Pos (10U)
4253#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)
4254#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk
4255#define CAN_F9R1_FB11_Pos (11U)
4256#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)
4257#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk
4258#define CAN_F9R1_FB12_Pos (12U)
4259#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)
4260#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk
4261#define CAN_F9R1_FB13_Pos (13U)
4262#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)
4263#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk
4264#define CAN_F9R1_FB14_Pos (14U)
4265#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)
4266#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk
4267#define CAN_F9R1_FB15_Pos (15U)
4268#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)
4269#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk
4270#define CAN_F9R1_FB16_Pos (16U)
4271#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)
4272#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk
4273#define CAN_F9R1_FB17_Pos (17U)
4274#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)
4275#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk
4276#define CAN_F9R1_FB18_Pos (18U)
4277#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)
4278#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk
4279#define CAN_F9R1_FB19_Pos (19U)
4280#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)
4281#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk
4282#define CAN_F9R1_FB20_Pos (20U)
4283#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)
4284#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk
4285#define CAN_F9R1_FB21_Pos (21U)
4286#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)
4287#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk
4288#define CAN_F9R1_FB22_Pos (22U)
4289#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)
4290#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk
4291#define CAN_F9R1_FB23_Pos (23U)
4292#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)
4293#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk
4294#define CAN_F9R1_FB24_Pos (24U)
4295#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)
4296#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk
4297#define CAN_F9R1_FB25_Pos (25U)
4298#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)
4299#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk
4300#define CAN_F9R1_FB26_Pos (26U)
4301#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)
4302#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk
4303#define CAN_F9R1_FB27_Pos (27U)
4304#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)
4305#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk
4306#define CAN_F9R1_FB28_Pos (28U)
4307#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)
4308#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk
4309#define CAN_F9R1_FB29_Pos (29U)
4310#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)
4311#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk
4312#define CAN_F9R1_FB30_Pos (30U)
4313#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)
4314#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk
4315#define CAN_F9R1_FB31_Pos (31U)
4316#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)
4317#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk
4319/******************* Bit definition for CAN_F10R1 register ******************/
4320#define CAN_F10R1_FB0_Pos (0U)
4321#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)
4322#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk
4323#define CAN_F10R1_FB1_Pos (1U)
4324#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)
4325#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk
4326#define CAN_F10R1_FB2_Pos (2U)
4327#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)
4328#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk
4329#define CAN_F10R1_FB3_Pos (3U)
4330#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)
4331#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk
4332#define CAN_F10R1_FB4_Pos (4U)
4333#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)
4334#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk
4335#define CAN_F10R1_FB5_Pos (5U)
4336#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)
4337#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk
4338#define CAN_F10R1_FB6_Pos (6U)
4339#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)
4340#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk
4341#define CAN_F10R1_FB7_Pos (7U)
4342#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)
4343#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk
4344#define CAN_F10R1_FB8_Pos (8U)
4345#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)
4346#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk
4347#define CAN_F10R1_FB9_Pos (9U)
4348#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)
4349#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk
4350#define CAN_F10R1_FB10_Pos (10U)
4351#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)
4352#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk
4353#define CAN_F10R1_FB11_Pos (11U)
4354#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)
4355#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk
4356#define CAN_F10R1_FB12_Pos (12U)
4357#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)
4358#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk
4359#define CAN_F10R1_FB13_Pos (13U)
4360#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)
4361#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk
4362#define CAN_F10R1_FB14_Pos (14U)
4363#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)
4364#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk
4365#define CAN_F10R1_FB15_Pos (15U)
4366#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)
4367#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk
4368#define CAN_F10R1_FB16_Pos (16U)
4369#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)
4370#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk
4371#define CAN_F10R1_FB17_Pos (17U)
4372#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)
4373#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk
4374#define CAN_F10R1_FB18_Pos (18U)
4375#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)
4376#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk
4377#define CAN_F10R1_FB19_Pos (19U)
4378#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)
4379#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk
4380#define CAN_F10R1_FB20_Pos (20U)
4381#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)
4382#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk
4383#define CAN_F10R1_FB21_Pos (21U)
4384#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)
4385#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk
4386#define CAN_F10R1_FB22_Pos (22U)
4387#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)
4388#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk
4389#define CAN_F10R1_FB23_Pos (23U)
4390#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)
4391#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk
4392#define CAN_F10R1_FB24_Pos (24U)
4393#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)
4394#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk
4395#define CAN_F10R1_FB25_Pos (25U)
4396#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)
4397#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk
4398#define CAN_F10R1_FB26_Pos (26U)
4399#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)
4400#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk
4401#define CAN_F10R1_FB27_Pos (27U)
4402#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)
4403#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk
4404#define CAN_F10R1_FB28_Pos (28U)
4405#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)
4406#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk
4407#define CAN_F10R1_FB29_Pos (29U)
4408#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)
4409#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk
4410#define CAN_F10R1_FB30_Pos (30U)
4411#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)
4412#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk
4413#define CAN_F10R1_FB31_Pos (31U)
4414#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)
4415#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk
4417/******************* Bit definition for CAN_F11R1 register ******************/
4418#define CAN_F11R1_FB0_Pos (0U)
4419#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)
4420#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk
4421#define CAN_F11R1_FB1_Pos (1U)
4422#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)
4423#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk
4424#define CAN_F11R1_FB2_Pos (2U)
4425#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)
4426#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk
4427#define CAN_F11R1_FB3_Pos (3U)
4428#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)
4429#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk
4430#define CAN_F11R1_FB4_Pos (4U)
4431#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)
4432#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk
4433#define CAN_F11R1_FB5_Pos (5U)
4434#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)
4435#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk
4436#define CAN_F11R1_FB6_Pos (6U)
4437#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)
4438#define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk
4439#define CAN_F11R1_FB7_Pos (7U)
4440#define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos)
4441#define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk
4442#define CAN_F11R1_FB8_Pos (8U)
4443#define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos)
4444#define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk
4445#define CAN_F11R1_FB9_Pos (9U)
4446#define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos)
4447#define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk
4448#define CAN_F11R1_FB10_Pos (10U)
4449#define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos)
4450#define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk
4451#define CAN_F11R1_FB11_Pos (11U)
4452#define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos)
4453#define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk
4454#define CAN_F11R1_FB12_Pos (12U)
4455#define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos)
4456#define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk
4457#define CAN_F11R1_FB13_Pos (13U)
4458#define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos)
4459#define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk
4460#define CAN_F11R1_FB14_Pos (14U)
4461#define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos)
4462#define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk
4463#define CAN_F11R1_FB15_Pos (15U)
4464#define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos)
4465#define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk
4466#define CAN_F11R1_FB16_Pos (16U)
4467#define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos)
4468#define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk
4469#define CAN_F11R1_FB17_Pos (17U)
4470#define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos)
4471#define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk
4472#define CAN_F11R1_FB18_Pos (18U)
4473#define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos)
4474#define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk
4475#define CAN_F11R1_FB19_Pos (19U)
4476#define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos)
4477#define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk
4478#define CAN_F11R1_FB20_Pos (20U)
4479#define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos)
4480#define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk
4481#define CAN_F11R1_FB21_Pos (21U)
4482#define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos)
4483#define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk
4484#define CAN_F11R1_FB22_Pos (22U)
4485#define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos)
4486#define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk
4487#define CAN_F11R1_FB23_Pos (23U)
4488#define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos)
4489#define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk
4490#define CAN_F11R1_FB24_Pos (24U)
4491#define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos)
4492#define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk
4493#define CAN_F11R1_FB25_Pos (25U)
4494#define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos)
4495#define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk
4496#define CAN_F11R1_FB26_Pos (26U)
4497#define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos)
4498#define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk
4499#define CAN_F11R1_FB27_Pos (27U)
4500#define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos)
4501#define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk
4502#define CAN_F11R1_FB28_Pos (28U)
4503#define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos)
4504#define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk
4505#define CAN_F11R1_FB29_Pos (29U)
4506#define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos)
4507#define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk
4508#define CAN_F11R1_FB30_Pos (30U)
4509#define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos)
4510#define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk
4511#define CAN_F11R1_FB31_Pos (31U)
4512#define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos)
4513#define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk
4515/******************* Bit definition for CAN_F12R1 register ******************/
4516#define CAN_F12R1_FB0_Pos (0U)
4517#define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos)
4518#define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk
4519#define CAN_F12R1_FB1_Pos (1U)
4520#define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos)
4521#define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk
4522#define CAN_F12R1_FB2_Pos (2U)
4523#define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos)
4524#define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk
4525#define CAN_F12R1_FB3_Pos (3U)
4526#define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos)
4527#define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk
4528#define CAN_F12R1_FB4_Pos (4U)
4529#define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos)
4530#define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk
4531#define CAN_F12R1_FB5_Pos (5U)
4532#define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos)
4533#define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk
4534#define CAN_F12R1_FB6_Pos (6U)
4535#define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos)
4536#define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk
4537#define CAN_F12R1_FB7_Pos (7U)
4538#define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos)
4539#define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk
4540#define CAN_F12R1_FB8_Pos (8U)
4541#define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos)
4542#define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk
4543#define CAN_F12R1_FB9_Pos (9U)
4544#define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos)
4545#define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk
4546#define CAN_F12R1_FB10_Pos (10U)
4547#define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos)
4548#define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk
4549#define CAN_F12R1_FB11_Pos (11U)
4550#define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos)
4551#define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk
4552#define CAN_F12R1_FB12_Pos (12U)
4553#define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos)
4554#define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk
4555#define CAN_F12R1_FB13_Pos (13U)
4556#define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos)
4557#define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk
4558#define CAN_F12R1_FB14_Pos (14U)
4559#define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos)
4560#define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk
4561#define CAN_F12R1_FB15_Pos (15U)
4562#define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos)
4563#define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk
4564#define CAN_F12R1_FB16_Pos (16U)
4565#define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos)
4566#define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk
4567#define CAN_F12R1_FB17_Pos (17U)
4568#define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos)
4569#define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk
4570#define CAN_F12R1_FB18_Pos (18U)
4571#define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos)
4572#define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk
4573#define CAN_F12R1_FB19_Pos (19U)
4574#define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos)
4575#define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk
4576#define CAN_F12R1_FB20_Pos (20U)
4577#define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos)
4578#define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk
4579#define CAN_F12R1_FB21_Pos (21U)
4580#define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos)
4581#define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk
4582#define CAN_F12R1_FB22_Pos (22U)
4583#define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos)
4584#define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk
4585#define CAN_F12R1_FB23_Pos (23U)
4586#define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos)
4587#define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk
4588#define CAN_F12R1_FB24_Pos (24U)
4589#define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos)
4590#define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk
4591#define CAN_F12R1_FB25_Pos (25U)
4592#define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos)
4593#define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk
4594#define CAN_F12R1_FB26_Pos (26U)
4595#define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos)
4596#define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk
4597#define CAN_F12R1_FB27_Pos (27U)
4598#define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos)
4599#define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk
4600#define CAN_F12R1_FB28_Pos (28U)
4601#define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos)
4602#define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk
4603#define CAN_F12R1_FB29_Pos (29U)
4604#define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos)
4605#define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk
4606#define CAN_F12R1_FB30_Pos (30U)
4607#define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos)
4608#define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk
4609#define CAN_F12R1_FB31_Pos (31U)
4610#define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos)
4611#define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk
4613/******************* Bit definition for CAN_F13R1 register ******************/
4614#define CAN_F13R1_FB0_Pos (0U)
4615#define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos)
4616#define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk
4617#define CAN_F13R1_FB1_Pos (1U)
4618#define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos)
4619#define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk
4620#define CAN_F13R1_FB2_Pos (2U)
4621#define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos)
4622#define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk
4623#define CAN_F13R1_FB3_Pos (3U)
4624#define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos)
4625#define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk
4626#define CAN_F13R1_FB4_Pos (4U)
4627#define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos)
4628#define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk
4629#define CAN_F13R1_FB5_Pos (5U)
4630#define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos)
4631#define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk
4632#define CAN_F13R1_FB6_Pos (6U)
4633#define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos)
4634#define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk
4635#define CAN_F13R1_FB7_Pos (7U)
4636#define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos)
4637#define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk
4638#define CAN_F13R1_FB8_Pos (8U)
4639#define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos)
4640#define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk
4641#define CAN_F13R1_FB9_Pos (9U)
4642#define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos)
4643#define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk
4644#define CAN_F13R1_FB10_Pos (10U)
4645#define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos)
4646#define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk
4647#define CAN_F13R1_FB11_Pos (11U)
4648#define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos)
4649#define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk
4650#define CAN_F13R1_FB12_Pos (12U)
4651#define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos)
4652#define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk
4653#define CAN_F13R1_FB13_Pos (13U)
4654#define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos)
4655#define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk
4656#define CAN_F13R1_FB14_Pos (14U)
4657#define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos)
4658#define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk
4659#define CAN_F13R1_FB15_Pos (15U)
4660#define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos)
4661#define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk
4662#define CAN_F13R1_FB16_Pos (16U)
4663#define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos)
4664#define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk
4665#define CAN_F13R1_FB17_Pos (17U)
4666#define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos)
4667#define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk
4668#define CAN_F13R1_FB18_Pos (18U)
4669#define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos)
4670#define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk
4671#define CAN_F13R1_FB19_Pos (19U)
4672#define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos)
4673#define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk
4674#define CAN_F13R1_FB20_Pos (20U)
4675#define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos)
4676#define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk
4677#define CAN_F13R1_FB21_Pos (21U)
4678#define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos)
4679#define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk
4680#define CAN_F13R1_FB22_Pos (22U)
4681#define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos)
4682#define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk
4683#define CAN_F13R1_FB23_Pos (23U)
4684#define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos)
4685#define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk
4686#define CAN_F13R1_FB24_Pos (24U)
4687#define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos)
4688#define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk
4689#define CAN_F13R1_FB25_Pos (25U)
4690#define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos)
4691#define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk
4692#define CAN_F13R1_FB26_Pos (26U)
4693#define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos)
4694#define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk
4695#define CAN_F13R1_FB27_Pos (27U)
4696#define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos)
4697#define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk
4698#define CAN_F13R1_FB28_Pos (28U)
4699#define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos)
4700#define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk
4701#define CAN_F13R1_FB29_Pos (29U)
4702#define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos)
4703#define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk
4704#define CAN_F13R1_FB30_Pos (30U)
4705#define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos)
4706#define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk
4707#define CAN_F13R1_FB31_Pos (31U)
4708#define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos)
4709#define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk
4711/******************* Bit definition for CAN_F0R2 register *******************/
4712#define CAN_F0R2_FB0_Pos (0U)
4713#define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos)
4714#define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk
4715#define CAN_F0R2_FB1_Pos (1U)
4716#define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos)
4717#define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk
4718#define CAN_F0R2_FB2_Pos (2U)
4719#define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos)
4720#define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk
4721#define CAN_F0R2_FB3_Pos (3U)
4722#define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos)
4723#define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk
4724#define CAN_F0R2_FB4_Pos (4U)
4725#define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos)
4726#define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk
4727#define CAN_F0R2_FB5_Pos (5U)
4728#define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos)
4729#define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk
4730#define CAN_F0R2_FB6_Pos (6U)
4731#define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos)
4732#define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk
4733#define CAN_F0R2_FB7_Pos (7U)
4734#define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos)
4735#define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk
4736#define CAN_F0R2_FB8_Pos (8U)
4737#define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos)
4738#define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk
4739#define CAN_F0R2_FB9_Pos (9U)
4740#define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos)
4741#define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk
4742#define CAN_F0R2_FB10_Pos (10U)
4743#define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos)
4744#define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk
4745#define CAN_F0R2_FB11_Pos (11U)
4746#define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos)
4747#define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk
4748#define CAN_F0R2_FB12_Pos (12U)
4749#define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos)
4750#define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk
4751#define CAN_F0R2_FB13_Pos (13U)
4752#define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos)
4753#define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk
4754#define CAN_F0R2_FB14_Pos (14U)
4755#define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos)
4756#define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk
4757#define CAN_F0R2_FB15_Pos (15U)
4758#define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos)
4759#define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk
4760#define CAN_F0R2_FB16_Pos (16U)
4761#define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos)
4762#define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk
4763#define CAN_F0R2_FB17_Pos (17U)
4764#define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos)
4765#define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk
4766#define CAN_F0R2_FB18_Pos (18U)
4767#define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos)
4768#define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk
4769#define CAN_F0R2_FB19_Pos (19U)
4770#define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos)
4771#define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk
4772#define CAN_F0R2_FB20_Pos (20U)
4773#define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos)
4774#define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk
4775#define CAN_F0R2_FB21_Pos (21U)
4776#define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos)
4777#define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk
4778#define CAN_F0R2_FB22_Pos (22U)
4779#define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos)
4780#define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk
4781#define CAN_F0R2_FB23_Pos (23U)
4782#define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos)
4783#define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk
4784#define CAN_F0R2_FB24_Pos (24U)
4785#define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos)
4786#define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk
4787#define CAN_F0R2_FB25_Pos (25U)
4788#define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos)
4789#define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk
4790#define CAN_F0R2_FB26_Pos (26U)
4791#define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos)
4792#define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk
4793#define CAN_F0R2_FB27_Pos (27U)
4794#define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos)
4795#define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk
4796#define CAN_F0R2_FB28_Pos (28U)
4797#define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos)
4798#define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk
4799#define CAN_F0R2_FB29_Pos (29U)
4800#define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos)
4801#define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk
4802#define CAN_F0R2_FB30_Pos (30U)
4803#define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos)
4804#define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk
4805#define CAN_F0R2_FB31_Pos (31U)
4806#define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos)
4807#define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk
4809/******************* Bit definition for CAN_F1R2 register *******************/
4810#define CAN_F1R2_FB0_Pos (0U)
4811#define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos)
4812#define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk
4813#define CAN_F1R2_FB1_Pos (1U)
4814#define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos)
4815#define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk
4816#define CAN_F1R2_FB2_Pos (2U)
4817#define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos)
4818#define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk
4819#define CAN_F1R2_FB3_Pos (3U)
4820#define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos)
4821#define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk
4822#define CAN_F1R2_FB4_Pos (4U)
4823#define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos)
4824#define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk
4825#define CAN_F1R2_FB5_Pos (5U)
4826#define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos)
4827#define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk
4828#define CAN_F1R2_FB6_Pos (6U)
4829#define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos)
4830#define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk
4831#define CAN_F1R2_FB7_Pos (7U)
4832#define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos)
4833#define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk
4834#define CAN_F1R2_FB8_Pos (8U)
4835#define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos)
4836#define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk
4837#define CAN_F1R2_FB9_Pos (9U)
4838#define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos)
4839#define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk
4840#define CAN_F1R2_FB10_Pos (10U)
4841#define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos)
4842#define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk
4843#define CAN_F1R2_FB11_Pos (11U)
4844#define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos)
4845#define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk
4846#define CAN_F1R2_FB12_Pos (12U)
4847#define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos)
4848#define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk
4849#define CAN_F1R2_FB13_Pos (13U)
4850#define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos)
4851#define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk
4852#define CAN_F1R2_FB14_Pos (14U)
4853#define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos)
4854#define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk
4855#define CAN_F1R2_FB15_Pos (15U)
4856#define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos)
4857#define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk
4858#define CAN_F1R2_FB16_Pos (16U)
4859#define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos)
4860#define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk
4861#define CAN_F1R2_FB17_Pos (17U)
4862#define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos)
4863#define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk
4864#define CAN_F1R2_FB18_Pos (18U)
4865#define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos)
4866#define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk
4867#define CAN_F1R2_FB19_Pos (19U)
4868#define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos)
4869#define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk
4870#define CAN_F1R2_FB20_Pos (20U)
4871#define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos)
4872#define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk
4873#define CAN_F1R2_FB21_Pos (21U)
4874#define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos)
4875#define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk
4876#define CAN_F1R2_FB22_Pos (22U)
4877#define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos)
4878#define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk
4879#define CAN_F1R2_FB23_Pos (23U)
4880#define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos)
4881#define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk
4882#define CAN_F1R2_FB24_Pos (24U)
4883#define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos)
4884#define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk
4885#define CAN_F1R2_FB25_Pos (25U)
4886#define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos)
4887#define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk
4888#define CAN_F1R2_FB26_Pos (26U)
4889#define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos)
4890#define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk
4891#define CAN_F1R2_FB27_Pos (27U)
4892#define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos)
4893#define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk
4894#define CAN_F1R2_FB28_Pos (28U)
4895#define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos)
4896#define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk
4897#define CAN_F1R2_FB29_Pos (29U)
4898#define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos)
4899#define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk
4900#define CAN_F1R2_FB30_Pos (30U)
4901#define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos)
4902#define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk
4903#define CAN_F1R2_FB31_Pos (31U)
4904#define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos)
4905#define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk
4907/******************* Bit definition for CAN_F2R2 register *******************/
4908#define CAN_F2R2_FB0_Pos (0U)
4909#define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos)
4910#define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk
4911#define CAN_F2R2_FB1_Pos (1U)
4912#define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos)
4913#define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk
4914#define CAN_F2R2_FB2_Pos (2U)
4915#define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos)
4916#define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk
4917#define CAN_F2R2_FB3_Pos (3U)
4918#define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos)
4919#define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk
4920#define CAN_F2R2_FB4_Pos (4U)
4921#define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos)
4922#define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk
4923#define CAN_F2R2_FB5_Pos (5U)
4924#define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos)
4925#define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk
4926#define CAN_F2R2_FB6_Pos (6U)
4927#define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos)
4928#define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk
4929#define CAN_F2R2_FB7_Pos (7U)
4930#define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos)
4931#define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk
4932#define CAN_F2R2_FB8_Pos (8U)
4933#define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos)
4934#define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk
4935#define CAN_F2R2_FB9_Pos (9U)
4936#define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos)
4937#define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk
4938#define CAN_F2R2_FB10_Pos (10U)
4939#define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos)
4940#define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk
4941#define CAN_F2R2_FB11_Pos (11U)
4942#define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos)
4943#define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk
4944#define CAN_F2R2_FB12_Pos (12U)
4945#define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos)
4946#define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk
4947#define CAN_F2R2_FB13_Pos (13U)
4948#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)
4949#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk
4950#define CAN_F2R2_FB14_Pos (14U)
4951#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)
4952#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk
4953#define CAN_F2R2_FB15_Pos (15U)
4954#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)
4955#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk
4956#define CAN_F2R2_FB16_Pos (16U)
4957#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)
4958#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk
4959#define CAN_F2R2_FB17_Pos (17U)
4960#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)
4961#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk
4962#define CAN_F2R2_FB18_Pos (18U)
4963#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)
4964#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk
4965#define CAN_F2R2_FB19_Pos (19U)
4966#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)
4967#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk
4968#define CAN_F2R2_FB20_Pos (20U)
4969#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)
4970#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk
4971#define CAN_F2R2_FB21_Pos (21U)
4972#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)
4973#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk
4974#define CAN_F2R2_FB22_Pos (22U)
4975#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)
4976#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk
4977#define CAN_F2R2_FB23_Pos (23U)
4978#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)
4979#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk
4980#define CAN_F2R2_FB24_Pos (24U)
4981#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)
4982#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk
4983#define CAN_F2R2_FB25_Pos (25U)
4984#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)
4985#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk
4986#define CAN_F2R2_FB26_Pos (26U)
4987#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)
4988#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk
4989#define CAN_F2R2_FB27_Pos (27U)
4990#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)
4991#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk
4992#define CAN_F2R2_FB28_Pos (28U)
4993#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)
4994#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk
4995#define CAN_F2R2_FB29_Pos (29U)
4996#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)
4997#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk
4998#define CAN_F2R2_FB30_Pos (30U)
4999#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)
5000#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk
5001#define CAN_F2R2_FB31_Pos (31U)
5002#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)
5003#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk
5005/******************* Bit definition for CAN_F3R2 register *******************/
5006#define CAN_F3R2_FB0_Pos (0U)
5007#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)
5008#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk
5009#define CAN_F3R2_FB1_Pos (1U)
5010#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)
5011#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk
5012#define CAN_F3R2_FB2_Pos (2U)
5013#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)
5014#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk
5015#define CAN_F3R2_FB3_Pos (3U)
5016#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)
5017#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk
5018#define CAN_F3R2_FB4_Pos (4U)
5019#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)
5020#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk
5021#define CAN_F3R2_FB5_Pos (5U)
5022#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)
5023#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk
5024#define CAN_F3R2_FB6_Pos (6U)
5025#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)
5026#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk
5027#define CAN_F3R2_FB7_Pos (7U)
5028#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)
5029#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk
5030#define CAN_F3R2_FB8_Pos (8U)
5031#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)
5032#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk
5033#define CAN_F3R2_FB9_Pos (9U)
5034#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)
5035#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk
5036#define CAN_F3R2_FB10_Pos (10U)
5037#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)
5038#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk
5039#define CAN_F3R2_FB11_Pos (11U)
5040#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)
5041#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk
5042#define CAN_F3R2_FB12_Pos (12U)
5043#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)
5044#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk
5045#define CAN_F3R2_FB13_Pos (13U)
5046#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)
5047#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk
5048#define CAN_F3R2_FB14_Pos (14U)
5049#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)
5050#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk
5051#define CAN_F3R2_FB15_Pos (15U)
5052#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)
5053#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk
5054#define CAN_F3R2_FB16_Pos (16U)
5055#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)
5056#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk
5057#define CAN_F3R2_FB17_Pos (17U)
5058#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)
5059#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk
5060#define CAN_F3R2_FB18_Pos (18U)
5061#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)
5062#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk
5063#define CAN_F3R2_FB19_Pos (19U)
5064#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)
5065#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk
5066#define CAN_F3R2_FB20_Pos (20U)
5067#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)
5068#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk
5069#define CAN_F3R2_FB21_Pos (21U)
5070#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)
5071#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk
5072#define CAN_F3R2_FB22_Pos (22U)
5073#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)
5074#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk
5075#define CAN_F3R2_FB23_Pos (23U)
5076#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)
5077#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk
5078#define CAN_F3R2_FB24_Pos (24U)
5079#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)
5080#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk
5081#define CAN_F3R2_FB25_Pos (25U)
5082#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)
5083#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk
5084#define CAN_F3R2_FB26_Pos (26U)
5085#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)
5086#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk
5087#define CAN_F3R2_FB27_Pos (27U)
5088#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)
5089#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk
5090#define CAN_F3R2_FB28_Pos (28U)
5091#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)
5092#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk
5093#define CAN_F3R2_FB29_Pos (29U)
5094#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)
5095#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk
5096#define CAN_F3R2_FB30_Pos (30U)
5097#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)
5098#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk
5099#define CAN_F3R2_FB31_Pos (31U)
5100#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)
5101#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk
5103/******************* Bit definition for CAN_F4R2 register *******************/
5104#define CAN_F4R2_FB0_Pos (0U)
5105#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)
5106#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk
5107#define CAN_F4R2_FB1_Pos (1U)
5108#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)
5109#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk
5110#define CAN_F4R2_FB2_Pos (2U)
5111#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)
5112#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk
5113#define CAN_F4R2_FB3_Pos (3U)
5114#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)
5115#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk
5116#define CAN_F4R2_FB4_Pos (4U)
5117#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)
5118#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk
5119#define CAN_F4R2_FB5_Pos (5U)
5120#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)
5121#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk
5122#define CAN_F4R2_FB6_Pos (6U)
5123#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)
5124#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk
5125#define CAN_F4R2_FB7_Pos (7U)
5126#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)
5127#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk
5128#define CAN_F4R2_FB8_Pos (8U)
5129#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)
5130#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk
5131#define CAN_F4R2_FB9_Pos (9U)
5132#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)
5133#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk
5134#define CAN_F4R2_FB10_Pos (10U)
5135#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)
5136#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk
5137#define CAN_F4R2_FB11_Pos (11U)
5138#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)
5139#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk
5140#define CAN_F4R2_FB12_Pos (12U)
5141#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)
5142#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk
5143#define CAN_F4R2_FB13_Pos (13U)
5144#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)
5145#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk
5146#define CAN_F4R2_FB14_Pos (14U)
5147#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)
5148#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk
5149#define CAN_F4R2_FB15_Pos (15U)
5150#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)
5151#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk
5152#define CAN_F4R2_FB16_Pos (16U)
5153#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)
5154#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk
5155#define CAN_F4R2_FB17_Pos (17U)
5156#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)
5157#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk
5158#define CAN_F4R2_FB18_Pos (18U)
5159#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)
5160#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk
5161#define CAN_F4R2_FB19_Pos (19U)
5162#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)
5163#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk
5164#define CAN_F4R2_FB20_Pos (20U)
5165#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)
5166#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk
5167#define CAN_F4R2_FB21_Pos (21U)
5168#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)
5169#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk
5170#define CAN_F4R2_FB22_Pos (22U)
5171#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)
5172#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk
5173#define CAN_F4R2_FB23_Pos (23U)
5174#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)
5175#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk
5176#define CAN_F4R2_FB24_Pos (24U)
5177#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)
5178#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk
5179#define CAN_F4R2_FB25_Pos (25U)
5180#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)
5181#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk
5182#define CAN_F4R2_FB26_Pos (26U)
5183#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)
5184#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk
5185#define CAN_F4R2_FB27_Pos (27U)
5186#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)
5187#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk
5188#define CAN_F4R2_FB28_Pos (28U)
5189#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)
5190#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk
5191#define CAN_F4R2_FB29_Pos (29U)
5192#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)
5193#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk
5194#define CAN_F4R2_FB30_Pos (30U)
5195#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)
5196#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk
5197#define CAN_F4R2_FB31_Pos (31U)
5198#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)
5199#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk
5201/******************* Bit definition for CAN_F5R2 register *******************/
5202#define CAN_F5R2_FB0_Pos (0U)
5203#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)
5204#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk
5205#define CAN_F5R2_FB1_Pos (1U)
5206#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)
5207#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk
5208#define CAN_F5R2_FB2_Pos (2U)
5209#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)
5210#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk
5211#define CAN_F5R2_FB3_Pos (3U)
5212#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)
5213#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk
5214#define CAN_F5R2_FB4_Pos (4U)
5215#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)
5216#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk
5217#define CAN_F5R2_FB5_Pos (5U)
5218#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)
5219#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk
5220#define CAN_F5R2_FB6_Pos (6U)
5221#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)
5222#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk
5223#define CAN_F5R2_FB7_Pos (7U)
5224#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)
5225#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk
5226#define CAN_F5R2_FB8_Pos (8U)
5227#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)
5228#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk
5229#define CAN_F5R2_FB9_Pos (9U)
5230#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)
5231#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk
5232#define CAN_F5R2_FB10_Pos (10U)
5233#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)
5234#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk
5235#define CAN_F5R2_FB11_Pos (11U)
5236#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)
5237#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk
5238#define CAN_F5R2_FB12_Pos (12U)
5239#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)
5240#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk
5241#define CAN_F5R2_FB13_Pos (13U)
5242#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)
5243#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk
5244#define CAN_F5R2_FB14_Pos (14U)
5245#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)
5246#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk
5247#define CAN_F5R2_FB15_Pos (15U)
5248#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)
5249#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk
5250#define CAN_F5R2_FB16_Pos (16U)
5251#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)
5252#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk
5253#define CAN_F5R2_FB17_Pos (17U)
5254#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)
5255#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk
5256#define CAN_F5R2_FB18_Pos (18U)
5257#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)
5258#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk
5259#define CAN_F5R2_FB19_Pos (19U)
5260#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)
5261#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk
5262#define CAN_F5R2_FB20_Pos (20U)
5263#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)
5264#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk
5265#define CAN_F5R2_FB21_Pos (21U)
5266#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)
5267#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk
5268#define CAN_F5R2_FB22_Pos (22U)
5269#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)
5270#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk
5271#define CAN_F5R2_FB23_Pos (23U)
5272#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)
5273#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk
5274#define CAN_F5R2_FB24_Pos (24U)
5275#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)
5276#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk
5277#define CAN_F5R2_FB25_Pos (25U)
5278#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)
5279#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk
5280#define CAN_F5R2_FB26_Pos (26U)
5281#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)
5282#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk
5283#define CAN_F5R2_FB27_Pos (27U)
5284#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)
5285#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk
5286#define CAN_F5R2_FB28_Pos (28U)
5287#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)
5288#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk
5289#define CAN_F5R2_FB29_Pos (29U)
5290#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)
5291#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk
5292#define CAN_F5R2_FB30_Pos (30U)
5293#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)
5294#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk
5295#define CAN_F5R2_FB31_Pos (31U)
5296#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)
5297#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk
5299/******************* Bit definition for CAN_F6R2 register *******************/
5300#define CAN_F6R2_FB0_Pos (0U)
5301#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)
5302#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk
5303#define CAN_F6R2_FB1_Pos (1U)
5304#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)
5305#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk
5306#define CAN_F6R2_FB2_Pos (2U)
5307#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)
5308#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk
5309#define CAN_F6R2_FB3_Pos (3U)
5310#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)
5311#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk
5312#define CAN_F6R2_FB4_Pos (4U)
5313#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)
5314#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk
5315#define CAN_F6R2_FB5_Pos (5U)
5316#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)
5317#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk
5318#define CAN_F6R2_FB6_Pos (6U)
5319#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)
5320#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk
5321#define CAN_F6R2_FB7_Pos (7U)
5322#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)
5323#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk
5324#define CAN_F6R2_FB8_Pos (8U)
5325#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)
5326#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk
5327#define CAN_F6R2_FB9_Pos (9U)
5328#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)
5329#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk
5330#define CAN_F6R2_FB10_Pos (10U)
5331#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)
5332#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk
5333#define CAN_F6R2_FB11_Pos (11U)
5334#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)
5335#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk
5336#define CAN_F6R2_FB12_Pos (12U)
5337#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)
5338#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk
5339#define CAN_F6R2_FB13_Pos (13U)
5340#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)
5341#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk
5342#define CAN_F6R2_FB14_Pos (14U)
5343#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)
5344#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk
5345#define CAN_F6R2_FB15_Pos (15U)
5346#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)
5347#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk
5348#define CAN_F6R2_FB16_Pos (16U)
5349#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)
5350#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk
5351#define CAN_F6R2_FB17_Pos (17U)
5352#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)
5353#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk
5354#define CAN_F6R2_FB18_Pos (18U)
5355#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)
5356#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk
5357#define CAN_F6R2_FB19_Pos (19U)
5358#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)
5359#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk
5360#define CAN_F6R2_FB20_Pos (20U)
5361#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)
5362#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk
5363#define CAN_F6R2_FB21_Pos (21U)
5364#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)
5365#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk
5366#define CAN_F6R2_FB22_Pos (22U)
5367#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)
5368#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk
5369#define CAN_F6R2_FB23_Pos (23U)
5370#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)
5371#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk
5372#define CAN_F6R2_FB24_Pos (24U)
5373#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)
5374#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk
5375#define CAN_F6R2_FB25_Pos (25U)
5376#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)
5377#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk
5378#define CAN_F6R2_FB26_Pos (26U)
5379#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)
5380#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk
5381#define CAN_F6R2_FB27_Pos (27U)
5382#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)
5383#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk
5384#define CAN_F6R2_FB28_Pos (28U)
5385#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)
5386#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk
5387#define CAN_F6R2_FB29_Pos (29U)
5388#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)
5389#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk
5390#define CAN_F6R2_FB30_Pos (30U)
5391#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)
5392#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk
5393#define CAN_F6R2_FB31_Pos (31U)
5394#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)
5395#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk
5397/******************* Bit definition for CAN_F7R2 register *******************/
5398#define CAN_F7R2_FB0_Pos (0U)
5399#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)
5400#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk
5401#define CAN_F7R2_FB1_Pos (1U)
5402#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)
5403#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk
5404#define CAN_F7R2_FB2_Pos (2U)
5405#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)
5406#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk
5407#define CAN_F7R2_FB3_Pos (3U)
5408#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)
5409#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk
5410#define CAN_F7R2_FB4_Pos (4U)
5411#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)
5412#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk
5413#define CAN_F7R2_FB5_Pos (5U)
5414#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)
5415#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk
5416#define CAN_F7R2_FB6_Pos (6U)
5417#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)
5418#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk
5419#define CAN_F7R2_FB7_Pos (7U)
5420#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)
5421#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk
5422#define CAN_F7R2_FB8_Pos (8U)
5423#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)
5424#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk
5425#define CAN_F7R2_FB9_Pos (9U)
5426#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)
5427#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk
5428#define CAN_F7R2_FB10_Pos (10U)
5429#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)
5430#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk
5431#define CAN_F7R2_FB11_Pos (11U)
5432#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)
5433#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk
5434#define CAN_F7R2_FB12_Pos (12U)
5435#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)
5436#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk
5437#define CAN_F7R2_FB13_Pos (13U)
5438#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)
5439#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk
5440#define CAN_F7R2_FB14_Pos (14U)
5441#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)
5442#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk
5443#define CAN_F7R2_FB15_Pos (15U)
5444#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)
5445#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk
5446#define CAN_F7R2_FB16_Pos (16U)
5447#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)
5448#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk
5449#define CAN_F7R2_FB17_Pos (17U)
5450#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)
5451#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk
5452#define CAN_F7R2_FB18_Pos (18U)
5453#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)
5454#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk
5455#define CAN_F7R2_FB19_Pos (19U)
5456#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)
5457#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk
5458#define CAN_F7R2_FB20_Pos (20U)
5459#define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos)
5460#define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk
5461#define CAN_F7R2_FB21_Pos (21U)
5462#define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos)
5463#define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk
5464#define CAN_F7R2_FB22_Pos (22U)
5465#define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos)
5466#define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk
5467#define CAN_F7R2_FB23_Pos (23U)
5468#define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos)
5469#define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk
5470#define CAN_F7R2_FB24_Pos (24U)
5471#define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos)
5472#define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk
5473#define CAN_F7R2_FB25_Pos (25U)
5474#define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos)
5475#define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk
5476#define CAN_F7R2_FB26_Pos (26U)
5477#define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos)
5478#define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk
5479#define CAN_F7R2_FB27_Pos (27U)
5480#define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos)
5481#define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk
5482#define CAN_F7R2_FB28_Pos (28U)
5483#define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos)
5484#define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk
5485#define CAN_F7R2_FB29_Pos (29U)
5486#define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos)
5487#define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk
5488#define CAN_F7R2_FB30_Pos (30U)
5489#define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos)
5490#define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk
5491#define CAN_F7R2_FB31_Pos (31U)
5492#define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos)
5493#define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk
5495/******************* Bit definition for CAN_F8R2 register *******************/
5496#define CAN_F8R2_FB0_Pos (0U)
5497#define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos)
5498#define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk
5499#define CAN_F8R2_FB1_Pos (1U)
5500#define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos)
5501#define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk
5502#define CAN_F8R2_FB2_Pos (2U)
5503#define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos)
5504#define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk
5505#define CAN_F8R2_FB3_Pos (3U)
5506#define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos)
5507#define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk
5508#define CAN_F8R2_FB4_Pos (4U)
5509#define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos)
5510#define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk
5511#define CAN_F8R2_FB5_Pos (5U)
5512#define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos)
5513#define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk
5514#define CAN_F8R2_FB6_Pos (6U)
5515#define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos)
5516#define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk
5517#define CAN_F8R2_FB7_Pos (7U)
5518#define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos)
5519#define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk
5520#define CAN_F8R2_FB8_Pos (8U)
5521#define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos)
5522#define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk
5523#define CAN_F8R2_FB9_Pos (9U)
5524#define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos)
5525#define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk
5526#define CAN_F8R2_FB10_Pos (10U)
5527#define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos)
5528#define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk
5529#define CAN_F8R2_FB11_Pos (11U)
5530#define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos)
5531#define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk
5532#define CAN_F8R2_FB12_Pos (12U)
5533#define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos)
5534#define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk
5535#define CAN_F8R2_FB13_Pos (13U)
5536#define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos)
5537#define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk
5538#define CAN_F8R2_FB14_Pos (14U)
5539#define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos)
5540#define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk
5541#define CAN_F8R2_FB15_Pos (15U)
5542#define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos)
5543#define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk
5544#define CAN_F8R2_FB16_Pos (16U)
5545#define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos)
5546#define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk
5547#define CAN_F8R2_FB17_Pos (17U)
5548#define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos)
5549#define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk
5550#define CAN_F8R2_FB18_Pos (18U)
5551#define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos)
5552#define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk
5553#define CAN_F8R2_FB19_Pos (19U)
5554#define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos)
5555#define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk
5556#define CAN_F8R2_FB20_Pos (20U)
5557#define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos)
5558#define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk
5559#define CAN_F8R2_FB21_Pos (21U)
5560#define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos)
5561#define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk
5562#define CAN_F8R2_FB22_Pos (22U)
5563#define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos)
5564#define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk
5565#define CAN_F8R2_FB23_Pos (23U)
5566#define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos)
5567#define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk
5568#define CAN_F8R2_FB24_Pos (24U)
5569#define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos)
5570#define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk
5571#define CAN_F8R2_FB25_Pos (25U)
5572#define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos)
5573#define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk
5574#define CAN_F8R2_FB26_Pos (26U)
5575#define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos)
5576#define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk
5577#define CAN_F8R2_FB27_Pos (27U)
5578#define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos)
5579#define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk
5580#define CAN_F8R2_FB28_Pos (28U)
5581#define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos)
5582#define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk
5583#define CAN_F8R2_FB29_Pos (29U)
5584#define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos)
5585#define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk
5586#define CAN_F8R2_FB30_Pos (30U)
5587#define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos)
5588#define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk
5589#define CAN_F8R2_FB31_Pos (31U)
5590#define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos)
5591#define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk
5593/******************* Bit definition for CAN_F9R2 register *******************/
5594#define CAN_F9R2_FB0_Pos (0U)
5595#define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos)
5596#define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk
5597#define CAN_F9R2_FB1_Pos (1U)
5598#define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos)
5599#define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk
5600#define CAN_F9R2_FB2_Pos (2U)
5601#define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos)
5602#define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk
5603#define CAN_F9R2_FB3_Pos (3U)
5604#define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos)
5605#define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk
5606#define CAN_F9R2_FB4_Pos (4U)
5607#define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos)
5608#define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk
5609#define CAN_F9R2_FB5_Pos (5U)
5610#define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos)
5611#define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk
5612#define CAN_F9R2_FB6_Pos (6U)
5613#define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos)
5614#define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk
5615#define CAN_F9R2_FB7_Pos (7U)
5616#define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos)
5617#define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk
5618#define CAN_F9R2_FB8_Pos (8U)
5619#define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos)
5620#define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk
5621#define CAN_F9R2_FB9_Pos (9U)
5622#define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos)
5623#define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk
5624#define CAN_F9R2_FB10_Pos (10U)
5625#define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos)
5626#define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk
5627#define CAN_F9R2_FB11_Pos (11U)
5628#define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos)
5629#define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk
5630#define CAN_F9R2_FB12_Pos (12U)
5631#define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos)
5632#define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk
5633#define CAN_F9R2_FB13_Pos (13U)
5634#define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos)
5635#define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk
5636#define CAN_F9R2_FB14_Pos (14U)
5637#define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos)
5638#define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk
5639#define CAN_F9R2_FB15_Pos (15U)
5640#define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos)
5641#define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk
5642#define CAN_F9R2_FB16_Pos (16U)
5643#define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos)
5644#define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk
5645#define CAN_F9R2_FB17_Pos (17U)
5646#define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos)
5647#define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk
5648#define CAN_F9R2_FB18_Pos (18U)
5649#define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos)
5650#define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk
5651#define CAN_F9R2_FB19_Pos (19U)
5652#define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos)
5653#define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk
5654#define CAN_F9R2_FB20_Pos (20U)
5655#define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos)
5656#define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk
5657#define CAN_F9R2_FB21_Pos (21U)
5658#define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos)
5659#define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk
5660#define CAN_F9R2_FB22_Pos (22U)
5661#define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos)
5662#define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk
5663#define CAN_F9R2_FB23_Pos (23U)
5664#define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos)
5665#define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk
5666#define CAN_F9R2_FB24_Pos (24U)
5667#define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos)
5668#define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk
5669#define CAN_F9R2_FB25_Pos (25U)
5670#define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos)
5671#define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk
5672#define CAN_F9R2_FB26_Pos (26U)
5673#define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos)
5674#define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk
5675#define CAN_F9R2_FB27_Pos (27U)
5676#define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos)
5677#define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk
5678#define CAN_F9R2_FB28_Pos (28U)
5679#define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos)
5680#define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk
5681#define CAN_F9R2_FB29_Pos (29U)
5682#define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos)
5683#define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk
5684#define CAN_F9R2_FB30_Pos (30U)
5685#define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos)
5686#define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk
5687#define CAN_F9R2_FB31_Pos (31U)
5688#define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos)
5689#define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk
5691/******************* Bit definition for CAN_F10R2 register ******************/
5692#define CAN_F10R2_FB0_Pos (0U)
5693#define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos)
5694#define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk
5695#define CAN_F10R2_FB1_Pos (1U)
5696#define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos)
5697#define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk
5698#define CAN_F10R2_FB2_Pos (2U)
5699#define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos)
5700#define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk
5701#define CAN_F10R2_FB3_Pos (3U)
5702#define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos)
5703#define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk
5704#define CAN_F10R2_FB4_Pos (4U)
5705#define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos)
5706#define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk
5707#define CAN_F10R2_FB5_Pos (5U)
5708#define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos)
5709#define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk
5710#define CAN_F10R2_FB6_Pos (6U)
5711#define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos)
5712#define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk
5713#define CAN_F10R2_FB7_Pos (7U)
5714#define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos)
5715#define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk
5716#define CAN_F10R2_FB8_Pos (8U)
5717#define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos)
5718#define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk
5719#define CAN_F10R2_FB9_Pos (9U)
5720#define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos)
5721#define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk
5722#define CAN_F10R2_FB10_Pos (10U)
5723#define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos)
5724#define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk
5725#define CAN_F10R2_FB11_Pos (11U)
5726#define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos)
5727#define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk
5728#define CAN_F10R2_FB12_Pos (12U)
5729#define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos)
5730#define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk
5731#define CAN_F10R2_FB13_Pos (13U)
5732#define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos)
5733#define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk
5734#define CAN_F10R2_FB14_Pos (14U)
5735#define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos)
5736#define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk
5737#define CAN_F10R2_FB15_Pos (15U)
5738#define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos)
5739#define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk
5740#define CAN_F10R2_FB16_Pos (16U)
5741#define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos)
5742#define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk
5743#define CAN_F10R2_FB17_Pos (17U)
5744#define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos)
5745#define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk
5746#define CAN_F10R2_FB18_Pos (18U)
5747#define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos)
5748#define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk
5749#define CAN_F10R2_FB19_Pos (19U)
5750#define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos)
5751#define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk
5752#define CAN_F10R2_FB20_Pos (20U)
5753#define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos)
5754#define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk
5755#define CAN_F10R2_FB21_Pos (21U)
5756#define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos)
5757#define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk
5758#define CAN_F10R2_FB22_Pos (22U)
5759#define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos)
5760#define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk
5761#define CAN_F10R2_FB23_Pos (23U)
5762#define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos)
5763#define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk
5764#define CAN_F10R2_FB24_Pos (24U)
5765#define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos)
5766#define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk
5767#define CAN_F10R2_FB25_Pos (25U)
5768#define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos)
5769#define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk
5770#define CAN_F10R2_FB26_Pos (26U)
5771#define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos)
5772#define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk
5773#define CAN_F10R2_FB27_Pos (27U)
5774#define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos)
5775#define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk
5776#define CAN_F10R2_FB28_Pos (28U)
5777#define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos)
5778#define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk
5779#define CAN_F10R2_FB29_Pos (29U)
5780#define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos)
5781#define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk
5782#define CAN_F10R2_FB30_Pos (30U)
5783#define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos)
5784#define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk
5785#define CAN_F10R2_FB31_Pos (31U)
5786#define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos)
5787#define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk
5789/******************* Bit definition for CAN_F11R2 register ******************/
5790#define CAN_F11R2_FB0_Pos (0U)
5791#define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos)
5792#define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk
5793#define CAN_F11R2_FB1_Pos (1U)
5794#define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos)
5795#define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk
5796#define CAN_F11R2_FB2_Pos (2U)
5797#define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos)
5798#define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk
5799#define CAN_F11R2_FB3_Pos (3U)
5800#define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos)
5801#define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk
5802#define CAN_F11R2_FB4_Pos (4U)
5803#define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos)
5804#define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk
5805#define CAN_F11R2_FB5_Pos (5U)
5806#define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos)
5807#define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk
5808#define CAN_F11R2_FB6_Pos (6U)
5809#define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos)
5810#define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk
5811#define CAN_F11R2_FB7_Pos (7U)
5812#define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos)
5813#define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk
5814#define CAN_F11R2_FB8_Pos (8U)
5815#define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos)
5816#define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk
5817#define CAN_F11R2_FB9_Pos (9U)
5818#define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos)
5819#define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk
5820#define CAN_F11R2_FB10_Pos (10U)
5821#define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos)
5822#define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk
5823#define CAN_F11R2_FB11_Pos (11U)
5824#define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos)
5825#define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk
5826#define CAN_F11R2_FB12_Pos (12U)
5827#define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos)
5828#define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk
5829#define CAN_F11R2_FB13_Pos (13U)
5830#define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos)
5831#define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk
5832#define CAN_F11R2_FB14_Pos (14U)
5833#define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos)
5834#define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk
5835#define CAN_F11R2_FB15_Pos (15U)
5836#define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos)
5837#define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk
5838#define CAN_F11R2_FB16_Pos (16U)
5839#define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos)
5840#define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk
5841#define CAN_F11R2_FB17_Pos (17U)
5842#define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos)
5843#define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk
5844#define CAN_F11R2_FB18_Pos (18U)
5845#define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos)
5846#define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk
5847#define CAN_F11R2_FB19_Pos (19U)
5848#define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos)
5849#define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk
5850#define CAN_F11R2_FB20_Pos (20U)
5851#define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos)
5852#define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk
5853#define CAN_F11R2_FB21_Pos (21U)
5854#define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos)
5855#define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk
5856#define CAN_F11R2_FB22_Pos (22U)
5857#define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos)
5858#define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk
5859#define CAN_F11R2_FB23_Pos (23U)
5860#define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos)
5861#define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk
5862#define CAN_F11R2_FB24_Pos (24U)
5863#define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos)
5864#define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk
5865#define CAN_F11R2_FB25_Pos (25U)
5866#define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos)
5867#define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk
5868#define CAN_F11R2_FB26_Pos (26U)
5869#define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos)
5870#define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk
5871#define CAN_F11R2_FB27_Pos (27U)
5872#define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos)
5873#define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk
5874#define CAN_F11R2_FB28_Pos (28U)
5875#define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos)
5876#define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk
5877#define CAN_F11R2_FB29_Pos (29U)
5878#define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos)
5879#define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk
5880#define CAN_F11R2_FB30_Pos (30U)
5881#define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos)
5882#define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk
5883#define CAN_F11R2_FB31_Pos (31U)
5884#define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos)
5885#define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk
5887/******************* Bit definition for CAN_F12R2 register ******************/
5888#define CAN_F12R2_FB0_Pos (0U)
5889#define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos)
5890#define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk
5891#define CAN_F12R2_FB1_Pos (1U)
5892#define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos)
5893#define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk
5894#define CAN_F12R2_FB2_Pos (2U)
5895#define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos)
5896#define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk
5897#define CAN_F12R2_FB3_Pos (3U)
5898#define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos)
5899#define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk
5900#define CAN_F12R2_FB4_Pos (4U)
5901#define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos)
5902#define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk
5903#define CAN_F12R2_FB5_Pos (5U)
5904#define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos)
5905#define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk
5906#define CAN_F12R2_FB6_Pos (6U)
5907#define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos)
5908#define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk
5909#define CAN_F12R2_FB7_Pos (7U)
5910#define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos)
5911#define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk
5912#define CAN_F12R2_FB8_Pos (8U)
5913#define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos)
5914#define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk
5915#define CAN_F12R2_FB9_Pos (9U)
5916#define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos)
5917#define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk
5918#define CAN_F12R2_FB10_Pos (10U)
5919#define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos)
5920#define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk
5921#define CAN_F12R2_FB11_Pos (11U)
5922#define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos)
5923#define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk
5924#define CAN_F12R2_FB12_Pos (12U)
5925#define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos)
5926#define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk
5927#define CAN_F12R2_FB13_Pos (13U)
5928#define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos)
5929#define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk
5930#define CAN_F12R2_FB14_Pos (14U)
5931#define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos)
5932#define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk
5933#define CAN_F12R2_FB15_Pos (15U)
5934#define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos)
5935#define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk
5936#define CAN_F12R2_FB16_Pos (16U)
5937#define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos)
5938#define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk
5939#define CAN_F12R2_FB17_Pos (17U)
5940#define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos)
5941#define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk
5942#define CAN_F12R2_FB18_Pos (18U)
5943#define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos)
5944#define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk
5945#define CAN_F12R2_FB19_Pos (19U)
5946#define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos)
5947#define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk
5948#define CAN_F12R2_FB20_Pos (20U)
5949#define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos)
5950#define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk
5951#define CAN_F12R2_FB21_Pos (21U)
5952#define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos)
5953#define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk
5954#define CAN_F12R2_FB22_Pos (22U)
5955#define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos)
5956#define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk
5957#define CAN_F12R2_FB23_Pos (23U)
5958#define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos)
5959#define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk
5960#define CAN_F12R2_FB24_Pos (24U)
5961#define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos)
5962#define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk
5963#define CAN_F12R2_FB25_Pos (25U)
5964#define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos)
5965#define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk
5966#define CAN_F12R2_FB26_Pos (26U)
5967#define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos)
5968#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk
5969#define CAN_F12R2_FB27_Pos (27U)
5970#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)
5971#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk
5972#define CAN_F12R2_FB28_Pos (28U)
5973#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)
5974#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk
5975#define CAN_F12R2_FB29_Pos (29U)
5976#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)
5977#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk
5978#define CAN_F12R2_FB30_Pos (30U)
5979#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)
5980#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk
5981#define CAN_F12R2_FB31_Pos (31U)
5982#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)
5983#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk
5985/******************* Bit definition for CAN_F13R2 register ******************/
5986#define CAN_F13R2_FB0_Pos (0U)
5987#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)
5988#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk
5989#define CAN_F13R2_FB1_Pos (1U)
5990#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)
5991#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk
5992#define CAN_F13R2_FB2_Pos (2U)
5993#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)
5994#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk
5995#define CAN_F13R2_FB3_Pos (3U)
5996#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)
5997#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk
5998#define CAN_F13R2_FB4_Pos (4U)
5999#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)
6000#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk
6001#define CAN_F13R2_FB5_Pos (5U)
6002#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)
6003#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk
6004#define CAN_F13R2_FB6_Pos (6U)
6005#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)
6006#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk
6007#define CAN_F13R2_FB7_Pos (7U)
6008#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)
6009#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk
6010#define CAN_F13R2_FB8_Pos (8U)
6011#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)
6012#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk
6013#define CAN_F13R2_FB9_Pos (9U)
6014#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)
6015#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk
6016#define CAN_F13R2_FB10_Pos (10U)
6017#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)
6018#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk
6019#define CAN_F13R2_FB11_Pos (11U)
6020#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)
6021#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk
6022#define CAN_F13R2_FB12_Pos (12U)
6023#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)
6024#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk
6025#define CAN_F13R2_FB13_Pos (13U)
6026#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)
6027#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk
6028#define CAN_F13R2_FB14_Pos (14U)
6029#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)
6030#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk
6031#define CAN_F13R2_FB15_Pos (15U)
6032#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)
6033#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk
6034#define CAN_F13R2_FB16_Pos (16U)
6035#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)
6036#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk
6037#define CAN_F13R2_FB17_Pos (17U)
6038#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)
6039#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk
6040#define CAN_F13R2_FB18_Pos (18U)
6041#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)
6042#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk
6043#define CAN_F13R2_FB19_Pos (19U)
6044#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)
6045#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk
6046#define CAN_F13R2_FB20_Pos (20U)
6047#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)
6048#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk
6049#define CAN_F13R2_FB21_Pos (21U)
6050#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)
6051#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk
6052#define CAN_F13R2_FB22_Pos (22U)
6053#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)
6054#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk
6055#define CAN_F13R2_FB23_Pos (23U)
6056#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)
6057#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk
6058#define CAN_F13R2_FB24_Pos (24U)
6059#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)
6060#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk
6061#define CAN_F13R2_FB25_Pos (25U)
6062#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)
6063#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk
6064#define CAN_F13R2_FB26_Pos (26U)
6065#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)
6066#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk
6067#define CAN_F13R2_FB27_Pos (27U)
6068#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)
6069#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk
6070#define CAN_F13R2_FB28_Pos (28U)
6071#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)
6072#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk
6073#define CAN_F13R2_FB29_Pos (29U)
6074#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)
6075#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk
6076#define CAN_F13R2_FB30_Pos (30U)
6077#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)
6078#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk
6079#define CAN_F13R2_FB31_Pos (31U)
6080#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)
6081#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk
6083/******************************************************************************/
6084/* */
6085/* CRC calculation unit */
6086/* */
6087/******************************************************************************/
6088/******************* Bit definition for CRC_DR register *********************/
6089#define CRC_DR_DR_Pos (0U)
6090#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
6091#define CRC_DR_DR CRC_DR_DR_Msk
6093/******************* Bit definition for CRC_IDR register ********************/
6094#define CRC_IDR_IDR_Pos (0U)
6095#define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos)
6096#define CRC_IDR_IDR CRC_IDR_IDR_Msk
6098/******************** Bit definition for CRC_CR register ********************/
6099#define CRC_CR_RESET_Pos (0U)
6100#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
6101#define CRC_CR_RESET CRC_CR_RESET_Msk
6102#define CRC_CR_POLYSIZE_Pos (3U)
6103#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)
6104#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk
6105#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)
6106#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)
6107#define CRC_CR_REV_IN_Pos (5U)
6108#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)
6109#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk
6110#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)
6111#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)
6112#define CRC_CR_REV_OUT_Pos (7U)
6113#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)
6114#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk
6116/******************* Bit definition for CRC_INIT register *******************/
6117#define CRC_INIT_INIT_Pos (0U)
6118#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
6119#define CRC_INIT_INIT CRC_INIT_INIT_Msk
6121/******************* Bit definition for CRC_POL register ********************/
6122#define CRC_POL_POL_Pos (0U)
6123#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)
6124#define CRC_POL_POL CRC_POL_POL_Msk
6126/******************************************************************************/
6127/* */
6128/* Digital to Analog Converter */
6129/* */
6130/******************************************************************************/
6131/*
6132 * @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)
6133 */
6134#define DAC_CHANNEL2_SUPPORT
6136/******************** Bit definition for DAC_CR register ********************/
6137#define DAC_CR_EN1_Pos (0U)
6138#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)
6139#define DAC_CR_EN1 DAC_CR_EN1_Msk
6140#define DAC_CR_TEN1_Pos (2U)
6141#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)
6142#define DAC_CR_TEN1 DAC_CR_TEN1_Msk
6144#define DAC_CR_TSEL1_Pos (3U)
6145#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)
6146#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk
6147#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)
6148#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)
6149#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)
6151#define DAC_CR_WAVE1_Pos (6U)
6152#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)
6153#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk
6154#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)
6155#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)
6157#define DAC_CR_MAMP1_Pos (8U)
6158#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)
6159#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk
6160#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)
6161#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)
6162#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)
6163#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)
6165#define DAC_CR_DMAEN1_Pos (12U)
6166#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)
6167#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk
6168#define DAC_CR_DMAUDRIE1_Pos (13U)
6169#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)
6170#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk
6171#define DAC_CR_CEN1_Pos (14U)
6172#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos)
6173#define DAC_CR_CEN1 DAC_CR_CEN1_Msk
6175#define DAC_CR_EN2_Pos (16U)
6176#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)
6177#define DAC_CR_EN2 DAC_CR_EN2_Msk
6178#define DAC_CR_TEN2_Pos (18U)
6179#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)
6180#define DAC_CR_TEN2 DAC_CR_TEN2_Msk
6182#define DAC_CR_TSEL2_Pos (19U)
6183#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)
6184#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk
6185#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)
6186#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)
6187#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)
6189#define DAC_CR_WAVE2_Pos (22U)
6190#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)
6191#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk
6192#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)
6193#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)
6195#define DAC_CR_MAMP2_Pos (24U)
6196#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)
6197#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk
6198#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)
6199#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)
6200#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)
6201#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)
6203#define DAC_CR_DMAEN2_Pos (28U)
6204#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)
6205#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk
6206#define DAC_CR_DMAUDRIE2_Pos (29U)
6207#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)
6208#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk
6209#define DAC_CR_CEN2_Pos (30U)
6210#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos)
6211#define DAC_CR_CEN2 DAC_CR_CEN2_Msk
6213/***************** Bit definition for DAC_SWTRIGR register ******************/
6214#define DAC_SWTRIGR_SWTRIG1_Pos (0U)
6215#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
6216#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk
6217#define DAC_SWTRIGR_SWTRIG2_Pos (1U)
6218#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
6219#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk
6221/***************** Bit definition for DAC_DHR12R1 register ******************/
6222#define DAC_DHR12R1_DACC1DHR_Pos (0U)
6223#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
6224#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk
6226/***************** Bit definition for DAC_DHR12L1 register ******************/
6227#define DAC_DHR12L1_DACC1DHR_Pos (4U)
6228#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
6229#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk
6231/****************** Bit definition for DAC_DHR8R1 register ******************/
6232#define DAC_DHR8R1_DACC1DHR_Pos (0U)
6233#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
6234#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk
6236/***************** Bit definition for DAC_DHR12R2 register ******************/
6237#define DAC_DHR12R2_DACC2DHR_Pos (0U)
6238#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
6239#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk
6241/***************** Bit definition for DAC_DHR12L2 register ******************/
6242#define DAC_DHR12L2_DACC2DHR_Pos (4U)
6243#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
6244#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk
6246/****************** Bit definition for DAC_DHR8R2 register ******************/
6247#define DAC_DHR8R2_DACC2DHR_Pos (0U)
6248#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
6249#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk
6251/***************** Bit definition for DAC_DHR12RD register ******************/
6252#define DAC_DHR12RD_DACC1DHR_Pos (0U)
6253#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
6254#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk
6255#define DAC_DHR12RD_DACC2DHR_Pos (16U)
6256#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
6257#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk
6259/***************** Bit definition for DAC_DHR12LD register ******************/
6260#define DAC_DHR12LD_DACC1DHR_Pos (4U)
6261#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
6262#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk
6263#define DAC_DHR12LD_DACC2DHR_Pos (20U)
6264#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
6265#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk
6267/****************** Bit definition for DAC_DHR8RD register ******************/
6268#define DAC_DHR8RD_DACC1DHR_Pos (0U)
6269#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
6270#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk
6271#define DAC_DHR8RD_DACC2DHR_Pos (8U)
6272#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
6273#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk
6275/******************* Bit definition for DAC_DOR1 register *******************/
6276#define DAC_DOR1_DACC1DOR_Pos (0U)
6277#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
6278#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk
6280/******************* Bit definition for DAC_DOR2 register *******************/
6281#define DAC_DOR2_DACC2DOR_Pos (0U)
6282#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
6283#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk
6285/******************** Bit definition for DAC_SR register ********************/
6286#define DAC_SR_DMAUDR1_Pos (13U)
6287#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)
6288#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk
6289#define DAC_SR_CAL_FLAG1_Pos (14U)
6290#define DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos)
6291#define DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk
6292#define DAC_SR_BWST1_Pos (15U)
6293#define DAC_SR_BWST1_Msk (0x1UL << DAC_SR_BWST1_Pos)
6294#define DAC_SR_BWST1 DAC_SR_BWST1_Msk
6296#define DAC_SR_DMAUDR2_Pos (29U)
6297#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)
6298#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk
6299#define DAC_SR_CAL_FLAG2_Pos (30U)
6300#define DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos)
6301#define DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk
6302#define DAC_SR_BWST2_Pos (31U)
6303#define DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos)
6304#define DAC_SR_BWST2 DAC_SR_BWST2_Msk
6306/******************* Bit definition for DAC_CCR register ********************/
6307#define DAC_CCR_OTRIM1_Pos (0U)
6308#define DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos)
6309#define DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk
6310#define DAC_CCR_OTRIM2_Pos (16U)
6311#define DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos)
6312#define DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk
6314/******************* Bit definition for DAC_MCR register *******************/
6315#define DAC_MCR_MODE1_Pos (0U)
6316#define DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos)
6317#define DAC_MCR_MODE1 DAC_MCR_MODE1_Msk
6318#define DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos)
6319#define DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos)
6320#define DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos)
6322#define DAC_MCR_MODE2_Pos (16U)
6323#define DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos)
6324#define DAC_MCR_MODE2 DAC_MCR_MODE2_Msk
6325#define DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos)
6326#define DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos)
6327#define DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos)
6329/****************** Bit definition for DAC_SHSR1 register ******************/
6330#define DAC_SHSR1_TSAMPLE1_Pos (0U)
6331#define DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)
6332#define DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk
6334/****************** Bit definition for DAC_SHSR2 register ******************/
6335#define DAC_SHSR2_TSAMPLE2_Pos (0U)
6336#define DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)
6337#define DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk
6339/****************** Bit definition for DAC_SHHR register ******************/
6340#define DAC_SHHR_THOLD1_Pos (0U)
6341#define DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos)
6342#define DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk
6343#define DAC_SHHR_THOLD2_Pos (16U)
6344#define DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos)
6345#define DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk
6347/****************** Bit definition for DAC_SHRR register ******************/
6348#define DAC_SHRR_TREFRESH1_Pos (0U)
6349#define DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos)
6350#define DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk
6351#define DAC_SHRR_TREFRESH2_Pos (16U)
6352#define DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos)
6353#define DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk
6355/******************************************************************************/
6356/* */
6357/* Digital Filter for Sigma Delta Modulators */
6358/* */
6359/******************************************************************************/
6360
6361/**************** DFSDM channel configuration registers ********************/
6362
6363/*************** Bit definition for DFSDM_CHCFGR1 register ******************/
6364#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
6365#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)
6366#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk
6367#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
6368#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)
6369#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk
6370#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
6371#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)
6372#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk
6373#define DFSDM_CHCFGR1_DATPACK_Pos (14U)
6374#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)
6375#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk
6376#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)
6377#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)
6378#define DFSDM_CHCFGR1_DATMPX_Pos (12U)
6379#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)
6380#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk
6381#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)
6382#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)
6383#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
6384#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)
6385#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk
6386#define DFSDM_CHCFGR1_CHEN_Pos (7U)
6387#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)
6388#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk
6389#define DFSDM_CHCFGR1_CKABEN_Pos (6U)
6390#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)
6391#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk
6392#define DFSDM_CHCFGR1_SCDEN_Pos (5U)
6393#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)
6394#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk
6395#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
6396#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6397#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk
6398#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6399#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6400#define DFSDM_CHCFGR1_SITP_Pos (0U)
6401#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)
6402#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk
6403#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)
6404#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)
6406/*************** Bit definition for DFSDM_CHCFGR2 register ******************/
6407#define DFSDM_CHCFGR2_OFFSET_Pos (8U)
6408#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)
6409#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk
6410#define DFSDM_CHCFGR2_DTRBS_Pos (3U)
6411#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)
6412#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk
6414/**************** Bit definition for DFSDM_CHAWSCDR register *****************/
6415#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
6416#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6417#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk
6418#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6419#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6420#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
6421#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)
6422#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk
6423#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
6424#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)
6425#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk
6426#define DFSDM_CHAWSCDR_SCDT_Pos (0U)
6427#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)
6428#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk
6430/**************** Bit definition for DFSDM_CHWDATR register *******************/
6431#define DFSDM_CHWDATR_WDATA_Pos (0U)
6432#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)
6433#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk
6435/**************** Bit definition for DFSDM_CHDATINR register *****************/
6436#define DFSDM_CHDATINR_INDAT0_Pos (0U)
6437#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)
6438#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk
6439#define DFSDM_CHDATINR_INDAT1_Pos (16U)
6440#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)
6441#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk
6443/************************ DFSDM module registers ****************************/
6444
6445/***************** Bit definition for DFSDM_FLTCR1 register *******************/
6446#define DFSDM_FLTCR1_AWFSEL_Pos (30U)
6447#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)
6448#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk
6449#define DFSDM_FLTCR1_FAST_Pos (29U)
6450#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)
6451#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk
6452#define DFSDM_FLTCR1_RCH_Pos (24U)
6453#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)
6454#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk
6455#define DFSDM_FLTCR1_RDMAEN_Pos (21U)
6456#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)
6457#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk
6458#define DFSDM_FLTCR1_RSYNC_Pos (19U)
6459#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)
6460#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk
6461#define DFSDM_FLTCR1_RCONT_Pos (18U)
6462#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)
6463#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk
6464#define DFSDM_FLTCR1_RSWSTART_Pos (17U)
6465#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)
6466#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk
6467#define DFSDM_FLTCR1_JEXTEN_Pos (13U)
6468#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)
6469#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk
6470#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)
6471#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)
6472#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
6473#define DFSDM_FLTCR1_JEXTSEL_Msk (0x7UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6474#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk
6475#define DFSDM_FLTCR1_JEXTSEL_2 (0x4UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6476#define DFSDM_FLTCR1_JEXTSEL_1 (0x2UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6477#define DFSDM_FLTCR1_JEXTSEL_0 (0x1UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6478#define DFSDM_FLTCR1_JDMAEN_Pos (5U)
6479#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)
6480#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk
6481#define DFSDM_FLTCR1_JSCAN_Pos (4U)
6482#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)
6483#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk
6484#define DFSDM_FLTCR1_JSYNC_Pos (3U)
6485#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)
6486#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk
6487#define DFSDM_FLTCR1_JSWSTART_Pos (1U)
6488#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)
6489#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk
6490#define DFSDM_FLTCR1_DFEN_Pos (0U)
6491#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)
6492#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk
6494/***************** Bit definition for DFSDM_FLTCR2 register *******************/
6495#define DFSDM_FLTCR2_AWDCH_Pos (16U)
6496#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)
6497#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk
6498#define DFSDM_FLTCR2_EXCH_Pos (8U)
6499#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)
6500#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk
6501#define DFSDM_FLTCR2_CKABIE_Pos (6U)
6502#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)
6503#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk
6504#define DFSDM_FLTCR2_SCDIE_Pos (5U)
6505#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)
6506#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk
6507#define DFSDM_FLTCR2_AWDIE_Pos (4U)
6508#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)
6509#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk
6510#define DFSDM_FLTCR2_ROVRIE_Pos (3U)
6511#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)
6512#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk
6513#define DFSDM_FLTCR2_JOVRIE_Pos (2U)
6514#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)
6515#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk
6516#define DFSDM_FLTCR2_REOCIE_Pos (1U)
6517#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)
6518#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk
6519#define DFSDM_FLTCR2_JEOCIE_Pos (0U)
6520#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)
6521#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk
6523/***************** Bit definition for DFSDM_FLTISR register *******************/
6524#define DFSDM_FLTISR_SCDF_Pos (24U)
6525#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)
6526#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk
6527#define DFSDM_FLTISR_CKABF_Pos (16U)
6528#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)
6529#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk
6530#define DFSDM_FLTISR_RCIP_Pos (14U)
6531#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)
6532#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk
6533#define DFSDM_FLTISR_JCIP_Pos (13U)
6534#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)
6535#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk
6536#define DFSDM_FLTISR_AWDF_Pos (4U)
6537#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)
6538#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk
6539#define DFSDM_FLTISR_ROVRF_Pos (3U)
6540#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)
6541#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk
6542#define DFSDM_FLTISR_JOVRF_Pos (2U)
6543#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)
6544#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk
6545#define DFSDM_FLTISR_REOCF_Pos (1U)
6546#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)
6547#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk
6548#define DFSDM_FLTISR_JEOCF_Pos (0U)
6549#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)
6550#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk
6552/***************** Bit definition for DFSDM_FLTICR register *******************/
6553#define DFSDM_FLTICR_CLRSCDF_Pos (24U)
6554#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)
6555#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk
6556#define DFSDM_FLTICR_CLRCKABF_Pos (16U)
6557#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)
6558#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk
6559#define DFSDM_FLTICR_CLRROVRF_Pos (3U)
6560#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)
6561#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk
6562#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
6563#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)
6564#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk
6566/**************** Bit definition for DFSDM_FLTJCHGR register ******************/
6567#define DFSDM_FLTJCHGR_JCHG_Pos (0U)
6568#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)
6569#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk
6571/***************** Bit definition for DFSDM_FLTFCR register *******************/
6572#define DFSDM_FLTFCR_FORD_Pos (29U)
6573#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)
6574#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk
6575#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)
6576#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)
6577#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)
6578#define DFSDM_FLTFCR_FOSR_Pos (16U)
6579#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)
6580#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk
6581#define DFSDM_FLTFCR_IOSR_Pos (0U)
6582#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)
6583#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk
6585/*************** Bit definition for DFSDM_FLTJDATAR register *****************/
6586#define DFSDM_FLTJDATAR_JDATA_Pos (8U)
6587#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)
6588#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk
6589#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
6590#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)
6591#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk
6593/*************** Bit definition for DFSDM_FLTRDATAR register *****************/
6594#define DFSDM_FLTRDATAR_RDATA_Pos (8U)
6595#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)
6596#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk
6597#define DFSDM_FLTRDATAR_RPEND_Pos (4U)
6598#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)
6599#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk
6600#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
6601#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)
6602#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk
6604/*************** Bit definition for DFSDM_FLTAWHTR register ******************/
6605#define DFSDM_FLTAWHTR_AWHT_Pos (8U)
6606#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)
6607#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk
6608#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
6609#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)
6610#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk
6612/*************** Bit definition for DFSDM_FLTAWLTR register ******************/
6613#define DFSDM_FLTAWLTR_AWLT_Pos (8U)
6614#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)
6615#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk
6616#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
6617#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)
6618#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk
6620/*************** Bit definition for DFSDM_FLTAWSR register *******************/
6621#define DFSDM_FLTAWSR_AWHTF_Pos (8U)
6622#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)
6623#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk
6624#define DFSDM_FLTAWSR_AWLTF_Pos (0U)
6625#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)
6626#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk
6628/*************** Bit definition for DFSDM_FLTAWCFR register ******************/
6629#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
6630#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)
6631#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk
6632#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
6633#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)
6634#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk
6636/*************** Bit definition for DFSDM_FLTEXMAX register ******************/
6637#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
6638#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)
6639#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk
6640#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
6641#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)
6642#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk
6644/*************** Bit definition for DFSDM_FLTEXMIN register ******************/
6645#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
6646#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)
6647#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk
6648#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
6649#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)
6650#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk
6652/*************** Bit definition for DFSDM_FLTCNVTIMR register ****************/
6653#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
6654#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)
6655#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk
6657/******************************************************************************/
6658/* */
6659/* DMA Controller (DMA) */
6660/* */
6661/******************************************************************************/
6662
6663/******************* Bit definition for DMA_ISR register ********************/
6664#define DMA_ISR_GIF1_Pos (0U)
6665#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos)
6666#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk
6667#define DMA_ISR_TCIF1_Pos (1U)
6668#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos)
6669#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk
6670#define DMA_ISR_HTIF1_Pos (2U)
6671#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos)
6672#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk
6673#define DMA_ISR_TEIF1_Pos (3U)
6674#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos)
6675#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk
6676#define DMA_ISR_GIF2_Pos (4U)
6677#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos)
6678#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk
6679#define DMA_ISR_TCIF2_Pos (5U)
6680#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos)
6681#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk
6682#define DMA_ISR_HTIF2_Pos (6U)
6683#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos)
6684#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk
6685#define DMA_ISR_TEIF2_Pos (7U)
6686#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos)
6687#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk
6688#define DMA_ISR_GIF3_Pos (8U)
6689#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos)
6690#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk
6691#define DMA_ISR_TCIF3_Pos (9U)
6692#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos)
6693#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk
6694#define DMA_ISR_HTIF3_Pos (10U)
6695#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos)
6696#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk
6697#define DMA_ISR_TEIF3_Pos (11U)
6698#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos)
6699#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk
6700#define DMA_ISR_GIF4_Pos (12U)
6701#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos)
6702#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk
6703#define DMA_ISR_TCIF4_Pos (13U)
6704#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos)
6705#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk
6706#define DMA_ISR_HTIF4_Pos (14U)
6707#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos)
6708#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk
6709#define DMA_ISR_TEIF4_Pos (15U)
6710#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos)
6711#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk
6712#define DMA_ISR_GIF5_Pos (16U)
6713#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos)
6714#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk
6715#define DMA_ISR_TCIF5_Pos (17U)
6716#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos)
6717#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk
6718#define DMA_ISR_HTIF5_Pos (18U)
6719#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos)
6720#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk
6721#define DMA_ISR_TEIF5_Pos (19U)
6722#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos)
6723#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk
6724#define DMA_ISR_GIF6_Pos (20U)
6725#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos)
6726#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk
6727#define DMA_ISR_TCIF6_Pos (21U)
6728#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos)
6729#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk
6730#define DMA_ISR_HTIF6_Pos (22U)
6731#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos)
6732#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk
6733#define DMA_ISR_TEIF6_Pos (23U)
6734#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos)
6735#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk
6736#define DMA_ISR_GIF7_Pos (24U)
6737#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos)
6738#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk
6739#define DMA_ISR_TCIF7_Pos (25U)
6740#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos)
6741#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk
6742#define DMA_ISR_HTIF7_Pos (26U)
6743#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos)
6744#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk
6745#define DMA_ISR_TEIF7_Pos (27U)
6746#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos)
6747#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk
6749/******************* Bit definition for DMA_IFCR register *******************/
6750#define DMA_IFCR_CGIF1_Pos (0U)
6751#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos)
6752#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk
6753#define DMA_IFCR_CTCIF1_Pos (1U)
6754#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos)
6755#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk
6756#define DMA_IFCR_CHTIF1_Pos (2U)
6757#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos)
6758#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk
6759#define DMA_IFCR_CTEIF1_Pos (3U)
6760#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos)
6761#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk
6762#define DMA_IFCR_CGIF2_Pos (4U)
6763#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos)
6764#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk
6765#define DMA_IFCR_CTCIF2_Pos (5U)
6766#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos)
6767#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk
6768#define DMA_IFCR_CHTIF2_Pos (6U)
6769#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos)
6770#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk
6771#define DMA_IFCR_CTEIF2_Pos (7U)
6772#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos)
6773#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk
6774#define DMA_IFCR_CGIF3_Pos (8U)
6775#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos)
6776#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk
6777#define DMA_IFCR_CTCIF3_Pos (9U)
6778#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos)
6779#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk
6780#define DMA_IFCR_CHTIF3_Pos (10U)
6781#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos)
6782#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk
6783#define DMA_IFCR_CTEIF3_Pos (11U)
6784#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos)
6785#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk
6786#define DMA_IFCR_CGIF4_Pos (12U)
6787#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos)
6788#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk
6789#define DMA_IFCR_CTCIF4_Pos (13U)
6790#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos)
6791#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk
6792#define DMA_IFCR_CHTIF4_Pos (14U)
6793#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos)
6794#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk
6795#define DMA_IFCR_CTEIF4_Pos (15U)
6796#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos)
6797#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk
6798#define DMA_IFCR_CGIF5_Pos (16U)
6799#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos)
6800#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk
6801#define DMA_IFCR_CTCIF5_Pos (17U)
6802#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos)
6803#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk
6804#define DMA_IFCR_CHTIF5_Pos (18U)
6805#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos)
6806#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk
6807#define DMA_IFCR_CTEIF5_Pos (19U)
6808#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos)
6809#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk
6810#define DMA_IFCR_CGIF6_Pos (20U)
6811#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos)
6812#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk
6813#define DMA_IFCR_CTCIF6_Pos (21U)
6814#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos)
6815#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk
6816#define DMA_IFCR_CHTIF6_Pos (22U)
6817#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos)
6818#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk
6819#define DMA_IFCR_CTEIF6_Pos (23U)
6820#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos)
6821#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk
6822#define DMA_IFCR_CGIF7_Pos (24U)
6823#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos)
6824#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk
6825#define DMA_IFCR_CTCIF7_Pos (25U)
6826#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos)
6827#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk
6828#define DMA_IFCR_CHTIF7_Pos (26U)
6829#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos)
6830#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk
6831#define DMA_IFCR_CTEIF7_Pos (27U)
6832#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos)
6833#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk
6835/******************* Bit definition for DMA_CCR register ********************/
6836#define DMA_CCR_EN_Pos (0U)
6837#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos)
6838#define DMA_CCR_EN DMA_CCR_EN_Msk
6839#define DMA_CCR_TCIE_Pos (1U)
6840#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos)
6841#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk
6842#define DMA_CCR_HTIE_Pos (2U)
6843#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos)
6844#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk
6845#define DMA_CCR_TEIE_Pos (3U)
6846#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos)
6847#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk
6848#define DMA_CCR_DIR_Pos (4U)
6849#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos)
6850#define DMA_CCR_DIR DMA_CCR_DIR_Msk
6851#define DMA_CCR_CIRC_Pos (5U)
6852#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos)
6853#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk
6854#define DMA_CCR_PINC_Pos (6U)
6855#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos)
6856#define DMA_CCR_PINC DMA_CCR_PINC_Msk
6857#define DMA_CCR_MINC_Pos (7U)
6858#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos)
6859#define DMA_CCR_MINC DMA_CCR_MINC_Msk
6861#define DMA_CCR_PSIZE_Pos (8U)
6862#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos)
6863#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk
6864#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos)
6865#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos)
6867#define DMA_CCR_MSIZE_Pos (10U)
6868#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos)
6869#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk
6870#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos)
6871#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos)
6873#define DMA_CCR_PL_Pos (12U)
6874#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos)
6875#define DMA_CCR_PL DMA_CCR_PL_Msk
6876#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos)
6877#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos)
6879#define DMA_CCR_MEM2MEM_Pos (14U)
6880#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos)
6881#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk
6883/****************** Bit definition for DMA_CNDTR register *******************/
6884#define DMA_CNDTR_NDT_Pos (0U)
6885#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos)
6886#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk
6888/****************** Bit definition for DMA_CPAR register ********************/
6889#define DMA_CPAR_PA_Pos (0U)
6890#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)
6891#define DMA_CPAR_PA DMA_CPAR_PA_Msk
6893/****************** Bit definition for DMA_CMAR register ********************/
6894#define DMA_CMAR_MA_Pos (0U)
6895#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)
6896#define DMA_CMAR_MA DMA_CMAR_MA_Msk
6899/******************* Bit definition for DMA_CSELR register *******************/
6900#define DMA_CSELR_C1S_Pos (0U)
6901#define DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos)
6902#define DMA_CSELR_C1S DMA_CSELR_C1S_Msk
6903#define DMA_CSELR_C2S_Pos (4U)
6904#define DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos)
6905#define DMA_CSELR_C2S DMA_CSELR_C2S_Msk
6906#define DMA_CSELR_C3S_Pos (8U)
6907#define DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos)
6908#define DMA_CSELR_C3S DMA_CSELR_C3S_Msk
6909#define DMA_CSELR_C4S_Pos (12U)
6910#define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos)
6911#define DMA_CSELR_C4S DMA_CSELR_C4S_Msk
6912#define DMA_CSELR_C5S_Pos (16U)
6913#define DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos)
6914#define DMA_CSELR_C5S DMA_CSELR_C5S_Msk
6915#define DMA_CSELR_C6S_Pos (20U)
6916#define DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos)
6917#define DMA_CSELR_C6S DMA_CSELR_C6S_Msk
6918#define DMA_CSELR_C7S_Pos (24U)
6919#define DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos)
6920#define DMA_CSELR_C7S DMA_CSELR_C7S_Msk
6922/******************************************************************************/
6923/* */
6924/* External Interrupt/Event Controller */
6925/* */
6926/******************************************************************************/
6927/******************* Bit definition for EXTI_IMR1 register ******************/
6928#define EXTI_IMR1_IM0_Pos (0U)
6929#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos)
6930#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk
6931#define EXTI_IMR1_IM1_Pos (1U)
6932#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos)
6933#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk
6934#define EXTI_IMR1_IM2_Pos (2U)
6935#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos)
6936#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk
6937#define EXTI_IMR1_IM3_Pos (3U)
6938#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos)
6939#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk
6940#define EXTI_IMR1_IM4_Pos (4U)
6941#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos)
6942#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk
6943#define EXTI_IMR1_IM5_Pos (5U)
6944#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos)
6945#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk
6946#define EXTI_IMR1_IM6_Pos (6U)
6947#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos)
6948#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk
6949#define EXTI_IMR1_IM7_Pos (7U)
6950#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos)
6951#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk
6952#define EXTI_IMR1_IM8_Pos (8U)
6953#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos)
6954#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk
6955#define EXTI_IMR1_IM9_Pos (9U)
6956#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos)
6957#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk
6958#define EXTI_IMR1_IM10_Pos (10U)
6959#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos)
6960#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk
6961#define EXTI_IMR1_IM11_Pos (11U)
6962#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos)
6963#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk
6964#define EXTI_IMR1_IM12_Pos (12U)
6965#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos)
6966#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk
6967#define EXTI_IMR1_IM13_Pos (13U)
6968#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos)
6969#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk
6970#define EXTI_IMR1_IM14_Pos (14U)
6971#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos)
6972#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk
6973#define EXTI_IMR1_IM15_Pos (15U)
6974#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos)
6975#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk
6976#define EXTI_IMR1_IM16_Pos (16U)
6977#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos)
6978#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk
6979#define EXTI_IMR1_IM17_Pos (17U)
6980#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos)
6981#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk
6982#define EXTI_IMR1_IM18_Pos (18U)
6983#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos)
6984#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk
6985#define EXTI_IMR1_IM19_Pos (19U)
6986#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos)
6987#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk
6988#define EXTI_IMR1_IM20_Pos (20U)
6989#define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos)
6990#define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk
6991#define EXTI_IMR1_IM21_Pos (21U)
6992#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos)
6993#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk
6994#define EXTI_IMR1_IM22_Pos (22U)
6995#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos)
6996#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk
6997#define EXTI_IMR1_IM23_Pos (23U)
6998#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos)
6999#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk
7000#define EXTI_IMR1_IM24_Pos (24U)
7001#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos)
7002#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk
7003#define EXTI_IMR1_IM25_Pos (25U)
7004#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos)
7005#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk
7006#define EXTI_IMR1_IM26_Pos (26U)
7007#define EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos)
7008#define EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk
7009#define EXTI_IMR1_IM27_Pos (27U)
7010#define EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos)
7011#define EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk
7012#define EXTI_IMR1_IM28_Pos (28U)
7013#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos)
7014#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk
7015#define EXTI_IMR1_IM29_Pos (29U)
7016#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos)
7017#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk
7018#define EXTI_IMR1_IM30_Pos (30U)
7019#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos)
7020#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk
7021#define EXTI_IMR1_IM31_Pos (31U)
7022#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos)
7023#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk
7024#define EXTI_IMR1_IM_Pos (0U)
7025#define EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos)
7026#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk
7028/******************* Bit definition for EXTI_EMR1 register ******************/
7029#define EXTI_EMR1_EM0_Pos (0U)
7030#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos)
7031#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk
7032#define EXTI_EMR1_EM1_Pos (1U)
7033#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos)
7034#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk
7035#define EXTI_EMR1_EM2_Pos (2U)
7036#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos)
7037#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk
7038#define EXTI_EMR1_EM3_Pos (3U)
7039#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos)
7040#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk
7041#define EXTI_EMR1_EM4_Pos (4U)
7042#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos)
7043#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk
7044#define EXTI_EMR1_EM5_Pos (5U)
7045#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos)
7046#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk
7047#define EXTI_EMR1_EM6_Pos (6U)
7048#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos)
7049#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk
7050#define EXTI_EMR1_EM7_Pos (7U)
7051#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos)
7052#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk
7053#define EXTI_EMR1_EM8_Pos (8U)
7054#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos)
7055#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk
7056#define EXTI_EMR1_EM9_Pos (9U)
7057#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos)
7058#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk
7059#define EXTI_EMR1_EM10_Pos (10U)
7060#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos)
7061#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk
7062#define EXTI_EMR1_EM11_Pos (11U)
7063#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos)
7064#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk
7065#define EXTI_EMR1_EM12_Pos (12U)
7066#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos)
7067#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk
7068#define EXTI_EMR1_EM13_Pos (13U)
7069#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos)
7070#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk
7071#define EXTI_EMR1_EM14_Pos (14U)
7072#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos)
7073#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk
7074#define EXTI_EMR1_EM15_Pos (15U)
7075#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos)
7076#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk
7077#define EXTI_EMR1_EM16_Pos (16U)
7078#define EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos)
7079#define EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk
7080#define EXTI_EMR1_EM17_Pos (17U)
7081#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos)
7082#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk
7083#define EXTI_EMR1_EM18_Pos (18U)
7084#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos)
7085#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk
7086#define EXTI_EMR1_EM19_Pos (19U)
7087#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos)
7088#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk
7089#define EXTI_EMR1_EM20_Pos (20U)
7090#define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos)
7091#define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk
7092#define EXTI_EMR1_EM21_Pos (21U)
7093#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos)
7094#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk
7095#define EXTI_EMR1_EM22_Pos (22U)
7096#define EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos)
7097#define EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk
7098#define EXTI_EMR1_EM23_Pos (23U)
7099#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos)
7100#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk
7101#define EXTI_EMR1_EM24_Pos (24U)
7102#define EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos)
7103#define EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk
7104#define EXTI_EMR1_EM25_Pos (25U)
7105#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos)
7106#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk
7107#define EXTI_EMR1_EM26_Pos (26U)
7108#define EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos)
7109#define EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk
7110#define EXTI_EMR1_EM27_Pos (27U)
7111#define EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos)
7112#define EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk
7113#define EXTI_EMR1_EM28_Pos (28U)
7114#define EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos)
7115#define EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk
7116#define EXTI_EMR1_EM29_Pos (29U)
7117#define EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos)
7118#define EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk
7119#define EXTI_EMR1_EM30_Pos (30U)
7120#define EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos)
7121#define EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk
7122#define EXTI_EMR1_EM31_Pos (31U)
7123#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos)
7124#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk
7126/****************** Bit definition for EXTI_RTSR1 register ******************/
7127#define EXTI_RTSR1_RT0_Pos (0U)
7128#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos)
7129#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk
7130#define EXTI_RTSR1_RT1_Pos (1U)
7131#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos)
7132#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk
7133#define EXTI_RTSR1_RT2_Pos (2U)
7134#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos)
7135#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk
7136#define EXTI_RTSR1_RT3_Pos (3U)
7137#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos)
7138#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk
7139#define EXTI_RTSR1_RT4_Pos (4U)
7140#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos)
7141#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk
7142#define EXTI_RTSR1_RT5_Pos (5U)
7143#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos)
7144#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk
7145#define EXTI_RTSR1_RT6_Pos (6U)
7146#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos)
7147#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk
7148#define EXTI_RTSR1_RT7_Pos (7U)
7149#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos)
7150#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk
7151#define EXTI_RTSR1_RT8_Pos (8U)
7152#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos)
7153#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk
7154#define EXTI_RTSR1_RT9_Pos (9U)
7155#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos)
7156#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk
7157#define EXTI_RTSR1_RT10_Pos (10U)
7158#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos)
7159#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk
7160#define EXTI_RTSR1_RT11_Pos (11U)
7161#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos)
7162#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk
7163#define EXTI_RTSR1_RT12_Pos (12U)
7164#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos)
7165#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk
7166#define EXTI_RTSR1_RT13_Pos (13U)
7167#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos)
7168#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk
7169#define EXTI_RTSR1_RT14_Pos (14U)
7170#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos)
7171#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk
7172#define EXTI_RTSR1_RT15_Pos (15U)
7173#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos)
7174#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk
7175#define EXTI_RTSR1_RT16_Pos (16U)
7176#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos)
7177#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk
7178#define EXTI_RTSR1_RT18_Pos (18U)
7179#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos)
7180#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk
7181#define EXTI_RTSR1_RT19_Pos (19U)
7182#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos)
7183#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk
7184#define EXTI_RTSR1_RT20_Pos (20U)
7185#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos)
7186#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk
7187#define EXTI_RTSR1_RT21_Pos (21U)
7188#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos)
7189#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk
7190#define EXTI_RTSR1_RT22_Pos (22U)
7191#define EXTI_RTSR1_RT22_Msk (0x1UL << EXTI_RTSR1_RT22_Pos)
7192#define EXTI_RTSR1_RT22 EXTI_RTSR1_RT22_Msk
7194/****************** Bit definition for EXTI_FTSR1 register ******************/
7195#define EXTI_FTSR1_FT0_Pos (0U)
7196#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos)
7197#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk
7198#define EXTI_FTSR1_FT1_Pos (1U)
7199#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos)
7200#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk
7201#define EXTI_FTSR1_FT2_Pos (2U)
7202#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos)
7203#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk
7204#define EXTI_FTSR1_FT3_Pos (3U)
7205#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos)
7206#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk
7207#define EXTI_FTSR1_FT4_Pos (4U)
7208#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos)
7209#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk
7210#define EXTI_FTSR1_FT5_Pos (5U)
7211#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos)
7212#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk
7213#define EXTI_FTSR1_FT6_Pos (6U)
7214#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos)
7215#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk
7216#define EXTI_FTSR1_FT7_Pos (7U)
7217#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos)
7218#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk
7219#define EXTI_FTSR1_FT8_Pos (8U)
7220#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos)
7221#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk
7222#define EXTI_FTSR1_FT9_Pos (9U)
7223#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos)
7224#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk
7225#define EXTI_FTSR1_FT10_Pos (10U)
7226#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos)
7227#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk
7228#define EXTI_FTSR1_FT11_Pos (11U)
7229#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos)
7230#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk
7231#define EXTI_FTSR1_FT12_Pos (12U)
7232#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos)
7233#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk
7234#define EXTI_FTSR1_FT13_Pos (13U)
7235#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos)
7236#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk
7237#define EXTI_FTSR1_FT14_Pos (14U)
7238#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos)
7239#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk
7240#define EXTI_FTSR1_FT15_Pos (15U)
7241#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos)
7242#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk
7243#define EXTI_FTSR1_FT16_Pos (16U)
7244#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos)
7245#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk
7246#define EXTI_FTSR1_FT18_Pos (18U)
7247#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos)
7248#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk
7249#define EXTI_FTSR1_FT19_Pos (19U)
7250#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos)
7251#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk
7252#define EXTI_FTSR1_FT20_Pos (20U)
7253#define EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos)
7254#define EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk
7255#define EXTI_FTSR1_FT21_Pos (21U)
7256#define EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos)
7257#define EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk
7258#define EXTI_FTSR1_FT22_Pos (22U)
7259#define EXTI_FTSR1_FT22_Msk (0x1UL << EXTI_FTSR1_FT22_Pos)
7260#define EXTI_FTSR1_FT22 EXTI_FTSR1_FT22_Msk
7262/****************** Bit definition for EXTI_SWIER1 register *****************/
7263#define EXTI_SWIER1_SWI0_Pos (0U)
7264#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos)
7265#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk
7266#define EXTI_SWIER1_SWI1_Pos (1U)
7267#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos)
7268#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk
7269#define EXTI_SWIER1_SWI2_Pos (2U)
7270#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos)
7271#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk
7272#define EXTI_SWIER1_SWI3_Pos (3U)
7273#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos)
7274#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk
7275#define EXTI_SWIER1_SWI4_Pos (4U)
7276#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos)
7277#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk
7278#define EXTI_SWIER1_SWI5_Pos (5U)
7279#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos)
7280#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk
7281#define EXTI_SWIER1_SWI6_Pos (6U)
7282#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos)
7283#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk
7284#define EXTI_SWIER1_SWI7_Pos (7U)
7285#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos)
7286#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk
7287#define EXTI_SWIER1_SWI8_Pos (8U)
7288#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos)
7289#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk
7290#define EXTI_SWIER1_SWI9_Pos (9U)
7291#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos)
7292#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk
7293#define EXTI_SWIER1_SWI10_Pos (10U)
7294#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos)
7295#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk
7296#define EXTI_SWIER1_SWI11_Pos (11U)
7297#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos)
7298#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk
7299#define EXTI_SWIER1_SWI12_Pos (12U)
7300#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos)
7301#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk
7302#define EXTI_SWIER1_SWI13_Pos (13U)
7303#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos)
7304#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk
7305#define EXTI_SWIER1_SWI14_Pos (14U)
7306#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos)
7307#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk
7308#define EXTI_SWIER1_SWI15_Pos (15U)
7309#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos)
7310#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk
7311#define EXTI_SWIER1_SWI16_Pos (16U)
7312#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos)
7313#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk
7314#define EXTI_SWIER1_SWI18_Pos (18U)
7315#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos)
7316#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk
7317#define EXTI_SWIER1_SWI19_Pos (19U)
7318#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos)
7319#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk
7320#define EXTI_SWIER1_SWI20_Pos (20U)
7321#define EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos)
7322#define EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk
7323#define EXTI_SWIER1_SWI21_Pos (21U)
7324#define EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos)
7325#define EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk
7326#define EXTI_SWIER1_SWI22_Pos (22U)
7327#define EXTI_SWIER1_SWI22_Msk (0x1UL << EXTI_SWIER1_SWI22_Pos)
7328#define EXTI_SWIER1_SWI22 EXTI_SWIER1_SWI22_Msk
7330/******************* Bit definition for EXTI_PR1 register *******************/
7331#define EXTI_PR1_PIF0_Pos (0U)
7332#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos)
7333#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk
7334#define EXTI_PR1_PIF1_Pos (1U)
7335#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos)
7336#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk
7337#define EXTI_PR1_PIF2_Pos (2U)
7338#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos)
7339#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk
7340#define EXTI_PR1_PIF3_Pos (3U)
7341#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos)
7342#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk
7343#define EXTI_PR1_PIF4_Pos (4U)
7344#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos)
7345#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk
7346#define EXTI_PR1_PIF5_Pos (5U)
7347#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos)
7348#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk
7349#define EXTI_PR1_PIF6_Pos (6U)
7350#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos)
7351#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk
7352#define EXTI_PR1_PIF7_Pos (7U)
7353#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos)
7354#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk
7355#define EXTI_PR1_PIF8_Pos (8U)
7356#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos)
7357#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk
7358#define EXTI_PR1_PIF9_Pos (9U)
7359#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos)
7360#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk
7361#define EXTI_PR1_PIF10_Pos (10U)
7362#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos)
7363#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk
7364#define EXTI_PR1_PIF11_Pos (11U)
7365#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos)
7366#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk
7367#define EXTI_PR1_PIF12_Pos (12U)
7368#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos)
7369#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk
7370#define EXTI_PR1_PIF13_Pos (13U)
7371#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos)
7372#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk
7373#define EXTI_PR1_PIF14_Pos (14U)
7374#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos)
7375#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk
7376#define EXTI_PR1_PIF15_Pos (15U)
7377#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos)
7378#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk
7379#define EXTI_PR1_PIF16_Pos (16U)
7380#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos)
7381#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk
7382#define EXTI_PR1_PIF18_Pos (18U)
7383#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos)
7384#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk
7385#define EXTI_PR1_PIF19_Pos (19U)
7386#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos)
7387#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk
7388#define EXTI_PR1_PIF20_Pos (20U)
7389#define EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos)
7390#define EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk
7391#define EXTI_PR1_PIF21_Pos (21U)
7392#define EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos)
7393#define EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk
7394#define EXTI_PR1_PIF22_Pos (22U)
7395#define EXTI_PR1_PIF22_Msk (0x1UL << EXTI_PR1_PIF22_Pos)
7396#define EXTI_PR1_PIF22 EXTI_PR1_PIF22_Msk
7398/******************* Bit definition for EXTI_IMR2 register ******************/
7399#define EXTI_IMR2_IM32_Pos (0U)
7400#define EXTI_IMR2_IM32_Msk (0x1UL << EXTI_IMR2_IM32_Pos)
7401#define EXTI_IMR2_IM32 EXTI_IMR2_IM32_Msk
7402#define EXTI_IMR2_IM33_Pos (1U)
7403#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos)
7404#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk
7405#define EXTI_IMR2_IM34_Pos (2U)
7406#define EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos)
7407#define EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk
7408#define EXTI_IMR2_IM35_Pos (3U)
7409#define EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos)
7410#define EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk
7411#define EXTI_IMR2_IM36_Pos (4U)
7412#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos)
7413#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk
7414#define EXTI_IMR2_IM37_Pos (5U)
7415#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos)
7416#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk
7417#define EXTI_IMR2_IM38_Pos (6U)
7418#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos)
7419#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk
7420#define EXTI_IMR2_IM_Pos (0U)
7421#define EXTI_IMR2_IM_Msk (0x7FUL << EXTI_IMR2_IM_Pos)
7422#define EXTI_IMR2_IM EXTI_IMR2_IM_Msk
7424/******************* Bit definition for EXTI_EMR2 register ******************/
7425#define EXTI_EMR2_EM32_Pos (0U)
7426#define EXTI_EMR2_EM32_Msk (0x1UL << EXTI_EMR2_EM32_Pos)
7427#define EXTI_EMR2_EM32 EXTI_EMR2_EM32_Msk
7428#define EXTI_EMR2_EM33_Pos (1U)
7429#define EXTI_EMR2_EM33_Msk (0x1UL << EXTI_EMR2_EM33_Pos)
7430#define EXTI_EMR2_EM33 EXTI_EMR2_EM33_Msk
7431#define EXTI_EMR2_EM34_Pos (2U)
7432#define EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos)
7433#define EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk
7434#define EXTI_EMR2_EM35_Pos (3U)
7435#define EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos)
7436#define EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk
7437#define EXTI_EMR2_EM36_Pos (4U)
7438#define EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos)
7439#define EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk
7440#define EXTI_EMR2_EM37_Pos (5U)
7441#define EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos)
7442#define EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk
7443#define EXTI_EMR2_EM38_Pos (6U)
7444#define EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos)
7445#define EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk
7446#define EXTI_EMR2_EM_Pos (0U)
7447#define EXTI_EMR2_EM_Msk (0x7FUL << EXTI_EMR2_EM_Pos)
7448#define EXTI_EMR2_EM EXTI_EMR2_EM_Msk
7450/****************** Bit definition for EXTI_RTSR2 register ******************/
7451#define EXTI_RTSR2_RT35_Pos (3U)
7452#define EXTI_RTSR2_RT35_Msk (0x1UL << EXTI_RTSR2_RT35_Pos)
7453#define EXTI_RTSR2_RT35 EXTI_RTSR2_RT35_Msk
7454#define EXTI_RTSR2_RT36_Pos (4U)
7455#define EXTI_RTSR2_RT36_Msk (0x1UL << EXTI_RTSR2_RT36_Pos)
7456#define EXTI_RTSR2_RT36 EXTI_RTSR2_RT36_Msk
7457#define EXTI_RTSR2_RT37_Pos (5U)
7458#define EXTI_RTSR2_RT37_Msk (0x1UL << EXTI_RTSR2_RT37_Pos)
7459#define EXTI_RTSR2_RT37 EXTI_RTSR2_RT37_Msk
7460#define EXTI_RTSR2_RT38_Pos (6U)
7461#define EXTI_RTSR2_RT38_Msk (0x1UL << EXTI_RTSR2_RT38_Pos)
7462#define EXTI_RTSR2_RT38 EXTI_RTSR2_RT38_Msk
7464/****************** Bit definition for EXTI_FTSR2 register ******************/
7465#define EXTI_FTSR2_FT35_Pos (3U)
7466#define EXTI_FTSR2_FT35_Msk (0x1UL << EXTI_FTSR2_FT35_Pos)
7467#define EXTI_FTSR2_FT35 EXTI_FTSR2_FT35_Msk
7468#define EXTI_FTSR2_FT36_Pos (4U)
7469#define EXTI_FTSR2_FT36_Msk (0x1UL << EXTI_FTSR2_FT36_Pos)
7470#define EXTI_FTSR2_FT36 EXTI_FTSR2_FT36_Msk
7471#define EXTI_FTSR2_FT37_Pos (5U)
7472#define EXTI_FTSR2_FT37_Msk (0x1UL << EXTI_FTSR2_FT37_Pos)
7473#define EXTI_FTSR2_FT37 EXTI_FTSR2_FT37_Msk
7474#define EXTI_FTSR2_FT38_Pos (6U)
7475#define EXTI_FTSR2_FT38_Msk (0x1UL << EXTI_FTSR2_FT38_Pos)
7476#define EXTI_FTSR2_FT38 EXTI_FTSR2_FT38_Msk
7478/****************** Bit definition for EXTI_SWIER2 register *****************/
7479#define EXTI_SWIER2_SWI35_Pos (3U)
7480#define EXTI_SWIER2_SWI35_Msk (0x1UL << EXTI_SWIER2_SWI35_Pos)
7481#define EXTI_SWIER2_SWI35 EXTI_SWIER2_SWI35_Msk
7482#define EXTI_SWIER2_SWI36_Pos (4U)
7483#define EXTI_SWIER2_SWI36_Msk (0x1UL << EXTI_SWIER2_SWI36_Pos)
7484#define EXTI_SWIER2_SWI36 EXTI_SWIER2_SWI36_Msk
7485#define EXTI_SWIER2_SWI37_Pos (5U)
7486#define EXTI_SWIER2_SWI37_Msk (0x1UL << EXTI_SWIER2_SWI37_Pos)
7487#define EXTI_SWIER2_SWI37 EXTI_SWIER2_SWI37_Msk
7488#define EXTI_SWIER2_SWI38_Pos (6U)
7489#define EXTI_SWIER2_SWI38_Msk (0x1UL << EXTI_SWIER2_SWI38_Pos)
7490#define EXTI_SWIER2_SWI38 EXTI_SWIER2_SWI38_Msk
7492/******************* Bit definition for EXTI_PR2 register *******************/
7493#define EXTI_PR2_PIF35_Pos (3U)
7494#define EXTI_PR2_PIF35_Msk (0x1UL << EXTI_PR2_PIF35_Pos)
7495#define EXTI_PR2_PIF35 EXTI_PR2_PIF35_Msk
7496#define EXTI_PR2_PIF36_Pos (4U)
7497#define EXTI_PR2_PIF36_Msk (0x1UL << EXTI_PR2_PIF36_Pos)
7498#define EXTI_PR2_PIF36 EXTI_PR2_PIF36_Msk
7499#define EXTI_PR2_PIF37_Pos (5U)
7500#define EXTI_PR2_PIF37_Msk (0x1UL << EXTI_PR2_PIF37_Pos)
7501#define EXTI_PR2_PIF37 EXTI_PR2_PIF37_Msk
7502#define EXTI_PR2_PIF38_Pos (6U)
7503#define EXTI_PR2_PIF38_Msk (0x1UL << EXTI_PR2_PIF38_Pos)
7504#define EXTI_PR2_PIF38 EXTI_PR2_PIF38_Msk
7507/******************************************************************************/
7508/* */
7509/* FLASH */
7510/* */
7511/******************************************************************************/
7512/******************* Bits definition for FLASH_ACR register *****************/
7513#define FLASH_ACR_LATENCY_Pos (0U)
7514#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos)
7515#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
7516#define FLASH_ACR_LATENCY_0WS (0x00000000UL)
7517#define FLASH_ACR_LATENCY_1WS (0x00000001UL)
7518#define FLASH_ACR_LATENCY_2WS (0x00000002UL)
7519#define FLASH_ACR_LATENCY_3WS (0x00000003UL)
7520#define FLASH_ACR_LATENCY_4WS (0x00000004UL)
7521#define FLASH_ACR_PRFTEN_Pos (8U)
7522#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)
7523#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
7524#define FLASH_ACR_ICEN_Pos (9U)
7525#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos)
7526#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk
7527#define FLASH_ACR_DCEN_Pos (10U)
7528#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos)
7529#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk
7530#define FLASH_ACR_ICRST_Pos (11U)
7531#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos)
7532#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk
7533#define FLASH_ACR_DCRST_Pos (12U)
7534#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos)
7535#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk
7536#define FLASH_ACR_RUN_PD_Pos (13U)
7537#define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos)
7538#define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk
7539#define FLASH_ACR_SLEEP_PD_Pos (14U)
7540#define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos)
7541#define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk
7543/******************* Bits definition for FLASH_SR register ******************/
7544#define FLASH_SR_EOP_Pos (0U)
7545#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
7546#define FLASH_SR_EOP FLASH_SR_EOP_Msk
7547#define FLASH_SR_OPERR_Pos (1U)
7548#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)
7549#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk
7550#define FLASH_SR_PROGERR_Pos (3U)
7551#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos)
7552#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk
7553#define FLASH_SR_WRPERR_Pos (4U)
7554#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
7555#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
7556#define FLASH_SR_PGAERR_Pos (5U)
7557#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)
7558#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk
7559#define FLASH_SR_SIZERR_Pos (6U)
7560#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos)
7561#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk
7562#define FLASH_SR_PGSERR_Pos (7U)
7563#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos)
7564#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
7565#define FLASH_SR_MISERR_Pos (8U)
7566#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos)
7567#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk
7568#define FLASH_SR_FASTERR_Pos (9U)
7569#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos)
7570#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk
7571#define FLASH_SR_RDERR_Pos (14U)
7572#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos)
7573#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk
7574#define FLASH_SR_OPTVERR_Pos (15U)
7575#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos)
7576#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk
7577#define FLASH_SR_BSY_Pos (16U)
7578#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
7579#define FLASH_SR_BSY FLASH_SR_BSY_Msk
7580
7581/******************* Bits definition for FLASH_CR register ******************/
7582#define FLASH_CR_PG_Pos (0U)
7583#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
7584#define FLASH_CR_PG FLASH_CR_PG_Msk
7585#define FLASH_CR_PER_Pos (1U)
7586#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos)
7587#define FLASH_CR_PER FLASH_CR_PER_Msk
7588#define FLASH_CR_MER1_Pos (2U)
7589#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos)
7590#define FLASH_CR_MER1 FLASH_CR_MER1_Msk
7591#define FLASH_CR_PNB_Pos (3U)
7592#define FLASH_CR_PNB_Msk (0xFFUL << FLASH_CR_PNB_Pos)
7593#define FLASH_CR_PNB FLASH_CR_PNB_Msk
7594#define FLASH_CR_BKER_Pos (11U)
7595#define FLASH_CR_BKER_Msk (0x1UL << FLASH_CR_BKER_Pos)
7596#define FLASH_CR_BKER FLASH_CR_BKER_Msk
7597#define FLASH_CR_MER2_Pos (15U)
7598#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)
7599#define FLASH_CR_MER2 FLASH_CR_MER2_Msk
7600#define FLASH_CR_STRT_Pos (16U)
7601#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)
7602#define FLASH_CR_STRT FLASH_CR_STRT_Msk
7603#define FLASH_CR_OPTSTRT_Pos (17U)
7604#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos)
7605#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk
7606#define FLASH_CR_FSTPG_Pos (18U)
7607#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos)
7608#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk
7609#define FLASH_CR_EOPIE_Pos (24U)
7610#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
7611#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
7612#define FLASH_CR_ERRIE_Pos (25U)
7613#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)
7614#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk
7615#define FLASH_CR_RDERRIE_Pos (26U)
7616#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos)
7617#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk
7618#define FLASH_CR_OBL_LAUNCH_Pos (27U)
7619#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos)
7620#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk
7621#define FLASH_CR_OPTLOCK_Pos (30U)
7622#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos)
7623#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk
7624#define FLASH_CR_LOCK_Pos (31U)
7625#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
7626#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
7627
7628/******************* Bits definition for FLASH_ECCR register ***************/
7629#define FLASH_ECCR_ADDR_ECC_Pos (0U)
7630#define FLASH_ECCR_ADDR_ECC_Msk (0x7FFFFUL << FLASH_ECCR_ADDR_ECC_Pos)
7631#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk
7632#define FLASH_ECCR_BK_ECC_Pos (19U)
7633#define FLASH_ECCR_BK_ECC_Msk (0x1UL << FLASH_ECCR_BK_ECC_Pos)
7634#define FLASH_ECCR_BK_ECC FLASH_ECCR_BK_ECC_Msk
7635#define FLASH_ECCR_SYSF_ECC_Pos (20U)
7636#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)
7637#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk
7638#define FLASH_ECCR_ECCIE_Pos (24U)
7639#define FLASH_ECCR_ECCIE_Msk (0x1UL << FLASH_ECCR_ECCIE_Pos)
7640#define FLASH_ECCR_ECCIE FLASH_ECCR_ECCIE_Msk
7641#define FLASH_ECCR_ECCC_Pos (30U)
7642#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos)
7643#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk
7644#define FLASH_ECCR_ECCD_Pos (31U)
7645#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos)
7646#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk
7647
7648/******************* Bits definition for FLASH_OPTR register ***************/
7649#define FLASH_OPTR_RDP_Pos (0U)
7650#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos)
7651#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk
7652#define FLASH_OPTR_BOR_LEV_Pos (8U)
7653#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos)
7654#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk
7655#define FLASH_OPTR_BOR_LEV_0 (0x0UL << FLASH_OPTR_BOR_LEV_Pos)
7656#define FLASH_OPTR_BOR_LEV_1 (0x1UL << FLASH_OPTR_BOR_LEV_Pos)
7657#define FLASH_OPTR_BOR_LEV_2 (0x2UL << FLASH_OPTR_BOR_LEV_Pos)
7658#define FLASH_OPTR_BOR_LEV_3 (0x3UL << FLASH_OPTR_BOR_LEV_Pos)
7659#define FLASH_OPTR_BOR_LEV_4 (0x4UL << FLASH_OPTR_BOR_LEV_Pos)
7660#define FLASH_OPTR_nRST_STOP_Pos (12U)
7661#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos)
7662#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk
7663#define FLASH_OPTR_nRST_STDBY_Pos (13U)
7664#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)
7665#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk
7666#define FLASH_OPTR_nRST_SHDW_Pos (14U)
7667#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)
7668#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk
7669#define FLASH_OPTR_IWDG_SW_Pos (16U)
7670#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos)
7671#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk
7672#define FLASH_OPTR_IWDG_STOP_Pos (17U)
7673#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)
7674#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk
7675#define FLASH_OPTR_IWDG_STDBY_Pos (18U)
7676#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)
7677#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk
7678#define FLASH_OPTR_WWDG_SW_Pos (19U)
7679#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos)
7680#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk
7681#define FLASH_OPTR_BFB2_Pos (20U)
7682#define FLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos)
7683#define FLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk
7684#define FLASH_OPTR_DUALBANK_Pos (21U)
7685#define FLASH_OPTR_DUALBANK_Msk (0x1UL << FLASH_OPTR_DUALBANK_Pos)
7686#define FLASH_OPTR_DUALBANK FLASH_OPTR_DUALBANK_Msk
7687#define FLASH_OPTR_nBOOT1_Pos (23U)
7688#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos)
7689#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk
7690#define FLASH_OPTR_SRAM2_PE_Pos (24U)
7691#define FLASH_OPTR_SRAM2_PE_Msk (0x1UL << FLASH_OPTR_SRAM2_PE_Pos)
7692#define FLASH_OPTR_SRAM2_PE FLASH_OPTR_SRAM2_PE_Msk
7693#define FLASH_OPTR_SRAM2_RST_Pos (25U)
7694#define FLASH_OPTR_SRAM2_RST_Msk (0x1UL << FLASH_OPTR_SRAM2_RST_Pos)
7695#define FLASH_OPTR_SRAM2_RST FLASH_OPTR_SRAM2_RST_Msk
7696
7697/****************** Bits definition for FLASH_PCROP1SR register **********/
7698#define FLASH_PCROP1SR_PCROP1_STRT_Pos (0U)
7699#define FLASH_PCROP1SR_PCROP1_STRT_Msk (0xFFFFUL << FLASH_PCROP1SR_PCROP1_STRT_Pos)
7700#define FLASH_PCROP1SR_PCROP1_STRT FLASH_PCROP1SR_PCROP1_STRT_Msk
7701
7702/****************** Bits definition for FLASH_PCROP1ER register ***********/
7703#define FLASH_PCROP1ER_PCROP1_END_Pos (0U)
7704#define FLASH_PCROP1ER_PCROP1_END_Msk (0xFFFFUL << FLASH_PCROP1ER_PCROP1_END_Pos)
7705#define FLASH_PCROP1ER_PCROP1_END FLASH_PCROP1ER_PCROP1_END_Msk
7706#define FLASH_PCROP1ER_PCROP_RDP_Pos (31U)
7707#define FLASH_PCROP1ER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1ER_PCROP_RDP_Pos)
7708#define FLASH_PCROP1ER_PCROP_RDP FLASH_PCROP1ER_PCROP_RDP_Msk
7709
7710/****************** Bits definition for FLASH_WRP1AR register ***************/
7711#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U)
7712#define FLASH_WRP1AR_WRP1A_STRT_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_STRT_Pos)
7713#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk
7714#define FLASH_WRP1AR_WRP1A_END_Pos (16U)
7715#define FLASH_WRP1AR_WRP1A_END_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_END_Pos)
7716#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk
7717
7718/****************** Bits definition for FLASH_WRPB1R register ***************/
7719#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U)
7720#define FLASH_WRP1BR_WRP1B_STRT_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_STRT_Pos)
7721#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk
7722#define FLASH_WRP1BR_WRP1B_END_Pos (16U)
7723#define FLASH_WRP1BR_WRP1B_END_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_END_Pos)
7724#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk
7725
7726/****************** Bits definition for FLASH_PCROP2SR register **********/
7727#define FLASH_PCROP2SR_PCROP2_STRT_Pos (0U)
7728#define FLASH_PCROP2SR_PCROP2_STRT_Msk (0xFFFFUL << FLASH_PCROP2SR_PCROP2_STRT_Pos)
7729#define FLASH_PCROP2SR_PCROP2_STRT FLASH_PCROP2SR_PCROP2_STRT_Msk
7730
7731/****************** Bits definition for FLASH_PCROP2ER register ***********/
7732#define FLASH_PCROP2ER_PCROP2_END_Pos (0U)
7733#define FLASH_PCROP2ER_PCROP2_END_Msk (0xFFFFUL << FLASH_PCROP2ER_PCROP2_END_Pos)
7734#define FLASH_PCROP2ER_PCROP2_END FLASH_PCROP2ER_PCROP2_END_Msk
7735
7736/****************** Bits definition for FLASH_WRP2AR register ***************/
7737#define FLASH_WRP2AR_WRP2A_STRT_Pos (0U)
7738#define FLASH_WRP2AR_WRP2A_STRT_Msk (0xFFUL << FLASH_WRP2AR_WRP2A_STRT_Pos)
7739#define FLASH_WRP2AR_WRP2A_STRT FLASH_WRP2AR_WRP2A_STRT_Msk
7740#define FLASH_WRP2AR_WRP2A_END_Pos (16U)
7741#define FLASH_WRP2AR_WRP2A_END_Msk (0xFFUL << FLASH_WRP2AR_WRP2A_END_Pos)
7742#define FLASH_WRP2AR_WRP2A_END FLASH_WRP2AR_WRP2A_END_Msk
7743
7744/****************** Bits definition for FLASH_WRP2BR register ***************/
7745#define FLASH_WRP2BR_WRP2B_STRT_Pos (0U)
7746#define FLASH_WRP2BR_WRP2B_STRT_Msk (0xFFUL << FLASH_WRP2BR_WRP2B_STRT_Pos)
7747#define FLASH_WRP2BR_WRP2B_STRT FLASH_WRP2BR_WRP2B_STRT_Msk
7748#define FLASH_WRP2BR_WRP2B_END_Pos (16U)
7749#define FLASH_WRP2BR_WRP2B_END_Msk (0xFFUL << FLASH_WRP2BR_WRP2B_END_Pos)
7750#define FLASH_WRP2BR_WRP2B_END FLASH_WRP2BR_WRP2B_END_Msk
7751
7752
7753/******************************************************************************/
7754/* */
7755/* Flexible Memory Controller */
7756/* */
7757/******************************************************************************/
7758/****************** Bit definition for FMC_BCR1 register *******************/
7759#define FMC_BCR1_CCLKEN_Pos (20U)
7760#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)
7761#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk
7763/****************** Bit definition for FMC_BCRx registers (x=1..4) *********/
7764#define FMC_BCRx_MBKEN_Pos (0U)
7765#define FMC_BCRx_MBKEN_Msk (0x1UL << FMC_BCRx_MBKEN_Pos)
7766#define FMC_BCRx_MBKEN FMC_BCRx_MBKEN_Msk
7767#define FMC_BCRx_MUXEN_Pos (1U)
7768#define FMC_BCRx_MUXEN_Msk (0x1UL << FMC_BCRx_MUXEN_Pos)
7769#define FMC_BCRx_MUXEN FMC_BCRx_MUXEN_Msk
7771#define FMC_BCRx_MTYP_Pos (2U)
7772#define FMC_BCRx_MTYP_Msk (0x3UL << FMC_BCRx_MTYP_Pos)
7773#define FMC_BCRx_MTYP FMC_BCRx_MTYP_Msk
7774#define FMC_BCRx_MTYP_0 (0x1UL << FMC_BCRx_MTYP_Pos)
7775#define FMC_BCRx_MTYP_1 (0x2UL << FMC_BCRx_MTYP_Pos)
7777#define FMC_BCRx_MWID_Pos (4U)
7778#define FMC_BCRx_MWID_Msk (0x3UL << FMC_BCRx_MWID_Pos)
7779#define FMC_BCRx_MWID FMC_BCRx_MWID_Msk
7780#define FMC_BCRx_MWID_0 (0x1UL << FMC_BCRx_MWID_Pos)
7781#define FMC_BCRx_MWID_1 (0x2UL << FMC_BCRx_MWID_Pos)
7783#define FMC_BCRx_FACCEN_Pos (6U)
7784#define FMC_BCRx_FACCEN_Msk (0x1UL << FMC_BCRx_FACCEN_Pos)
7785#define FMC_BCRx_FACCEN FMC_BCRx_FACCEN_Msk
7786#define FMC_BCRx_BURSTEN_Pos (8U)
7787#define FMC_BCRx_BURSTEN_Msk (0x1UL << FMC_BCRx_BURSTEN_Pos)
7788#define FMC_BCRx_BURSTEN FMC_BCRx_BURSTEN_Msk
7789#define FMC_BCRx_WAITPOL_Pos (9U)
7790#define FMC_BCRx_WAITPOL_Msk (0x1UL << FMC_BCRx_WAITPOL_Pos)
7791#define FMC_BCRx_WAITPOL FMC_BCRx_WAITPOL_Msk
7792#define FMC_BCRx_WAITCFG_Pos (11U)
7793#define FMC_BCRx_WAITCFG_Msk (0x1UL << FMC_BCRx_WAITCFG_Pos)
7794#define FMC_BCRx_WAITCFG FMC_BCRx_WAITCFG_Msk
7795#define FMC_BCRx_WREN_Pos (12U)
7796#define FMC_BCRx_WREN_Msk (0x1UL << FMC_BCRx_WREN_Pos)
7797#define FMC_BCRx_WREN FMC_BCRx_WREN_Msk
7798#define FMC_BCRx_WAITEN_Pos (13U)
7799#define FMC_BCRx_WAITEN_Msk (0x1UL << FMC_BCRx_WAITEN_Pos)
7800#define FMC_BCRx_WAITEN FMC_BCRx_WAITEN_Msk
7801#define FMC_BCRx_EXTMOD_Pos (14U)
7802#define FMC_BCRx_EXTMOD_Msk (0x1UL << FMC_BCRx_EXTMOD_Pos)
7803#define FMC_BCRx_EXTMOD FMC_BCRx_EXTMOD_Msk
7804#define FMC_BCRx_ASYNCWAIT_Pos (15U)
7805#define FMC_BCRx_ASYNCWAIT_Msk (0x1UL << FMC_BCRx_ASYNCWAIT_Pos)
7806#define FMC_BCRx_ASYNCWAIT FMC_BCRx_ASYNCWAIT_Msk
7808#define FMC_BCRx_CPSIZE_Pos (16U)
7809#define FMC_BCRx_CPSIZE_Msk (0x7UL << FMC_BCRx_CPSIZE_Pos)
7810#define FMC_BCRx_CPSIZE FMC_BCRx_CPSIZE_Msk
7811#define FMC_BCRx_CPSIZE_0 (0x1UL << FMC_BCRx_CPSIZE_Pos)
7812#define FMC_BCRx_CPSIZE_1 (0x2UL << FMC_BCRx_CPSIZE_Pos)
7813#define FMC_BCRx_CPSIZE_2 (0x4UL << FMC_BCRx_CPSIZE_Pos)
7815#define FMC_BCRx_CBURSTRW_Pos (19U)
7816#define FMC_BCRx_CBURSTRW_Msk (0x1UL << FMC_BCRx_CBURSTRW_Pos)
7817#define FMC_BCRx_CBURSTRW FMC_BCRx_CBURSTRW_Msk
7819/****************** Bit definition for FMC_BTRx registers (x=1..4) *********/
7820#define FMC_BTRx_ADDSET_Pos (0U)
7821#define FMC_BTRx_ADDSET_Msk (0xFUL << FMC_BTRx_ADDSET_Pos)
7822#define FMC_BTRx_ADDSET FMC_BTRx_ADDSET_Msk
7823#define FMC_BTRx_ADDSET_0 (0x1UL << FMC_BTRx_ADDSET_Pos)
7824#define FMC_BTRx_ADDSET_1 (0x2UL << FMC_BTRx_ADDSET_Pos)
7825#define FMC_BTRx_ADDSET_2 (0x4UL << FMC_BTRx_ADDSET_Pos)
7826#define FMC_BTRx_ADDSET_3 (0x8UL << FMC_BTRx_ADDSET_Pos)
7828#define FMC_BTRx_ADDHLD_Pos (4U)
7829#define FMC_BTRx_ADDHLD_Msk (0xFUL << FMC_BTRx_ADDHLD_Pos)
7830#define FMC_BTRx_ADDHLD FMC_BTRx_ADDHLD_Msk
7831#define FMC_BTRx_ADDHLD_0 (0x1UL << FMC_BTRx_ADDHLD_Pos)
7832#define FMC_BTRx_ADDHLD_1 (0x2UL << FMC_BTRx_ADDHLD_Pos)
7833#define FMC_BTRx_ADDHLD_2 (0x4UL << FMC_BTRx_ADDHLD_Pos)
7834#define FMC_BTRx_ADDHLD_3 (0x8UL << FMC_BTRx_ADDHLD_Pos)
7836#define FMC_BTRx_DATAST_Pos (8U)
7837#define FMC_BTRx_DATAST_Msk (0xFFUL << FMC_BTRx_DATAST_Pos)
7838#define FMC_BTRx_DATAST FMC_BTRx_DATAST_Msk
7839#define FMC_BTRx_DATAST_0 (0x01UL << FMC_BTRx_DATAST_Pos)
7840#define FMC_BTRx_DATAST_1 (0x02UL << FMC_BTRx_DATAST_Pos)
7841#define FMC_BTRx_DATAST_2 (0x04UL << FMC_BTRx_DATAST_Pos)
7842#define FMC_BTRx_DATAST_3 (0x08UL << FMC_BTRx_DATAST_Pos)
7843#define FMC_BTRx_DATAST_4 (0x10UL << FMC_BTRx_DATAST_Pos)
7844#define FMC_BTRx_DATAST_5 (0x20UL << FMC_BTRx_DATAST_Pos)
7845#define FMC_BTRx_DATAST_6 (0x40UL << FMC_BTRx_DATAST_Pos)
7846#define FMC_BTRx_DATAST_7 (0x80UL << FMC_BTRx_DATAST_Pos)
7848#define FMC_BTRx_BUSTURN_Pos (16U)
7849#define FMC_BTRx_BUSTURN_Msk (0xFUL << FMC_BTRx_BUSTURN_Pos)
7850#define FMC_BTRx_BUSTURN FMC_BTRx_BUSTURN_Msk
7851#define FMC_BTRx_BUSTURN_0 (0x1UL << FMC_BTRx_BUSTURN_Pos)
7852#define FMC_BTRx_BUSTURN_1 (0x2UL << FMC_BTRx_BUSTURN_Pos)
7853#define FMC_BTRx_BUSTURN_2 (0x4UL << FMC_BTRx_BUSTURN_Pos)
7854#define FMC_BTRx_BUSTURN_3 (0x8UL << FMC_BTRx_BUSTURN_Pos)
7856#define FMC_BTRx_CLKDIV_Pos (20U)
7857#define FMC_BTRx_CLKDIV_Msk (0xFUL << FMC_BTRx_CLKDIV_Pos)
7858#define FMC_BTRx_CLKDIV FMC_BTRx_CLKDIV_Msk
7859#define FMC_BTRx_CLKDIV_0 (0x1UL << FMC_BTRx_CLKDIV_Pos)
7860#define FMC_BTRx_CLKDIV_1 (0x2UL << FMC_BTRx_CLKDIV_Pos)
7861#define FMC_BTRx_CLKDIV_2 (0x4UL << FMC_BTRx_CLKDIV_Pos)
7862#define FMC_BTRx_CLKDIV_3 (0x8UL << FMC_BTRx_CLKDIV_Pos)
7864#define FMC_BTRx_DATLAT_Pos (24U)
7865#define FMC_BTRx_DATLAT_Msk (0xFUL << FMC_BTRx_DATLAT_Pos)
7866#define FMC_BTRx_DATLAT FMC_BTRx_DATLAT_Msk
7867#define FMC_BTRx_DATLAT_0 (0x1UL << FMC_BTRx_DATLAT_Pos)
7868#define FMC_BTRx_DATLAT_1 (0x2UL << FMC_BTRx_DATLAT_Pos)
7869#define FMC_BTRx_DATLAT_2 (0x4UL << FMC_BTRx_DATLAT_Pos)
7870#define FMC_BTRx_DATLAT_3 (0x8UL << FMC_BTRx_DATLAT_Pos)
7872#define FMC_BTRx_ACCMOD_Pos (28U)
7873#define FMC_BTRx_ACCMOD_Msk (0x3UL << FMC_BTRx_ACCMOD_Pos)
7874#define FMC_BTRx_ACCMOD FMC_BTRx_ACCMOD_Msk
7875#define FMC_BTRx_ACCMOD_0 (0x1UL << FMC_BTRx_ACCMOD_Pos)
7876#define FMC_BTRx_ACCMOD_1 (0x2UL << FMC_BTRx_ACCMOD_Pos)
7878/****************** Bit definition for FMC_BWTRx registers (x=1..4) *********/
7879#define FMC_BWTRx_ADDSET_Pos (0U)
7880#define FMC_BWTRx_ADDSET_Msk (0xFUL << FMC_BWTRx_ADDSET_Pos)
7881#define FMC_BWTRx_ADDSET FMC_BWTRx_ADDSET_Msk
7882#define FMC_BWTRx_ADDSET_0 (0x1UL << FMC_BWTRx_ADDSET_Pos)
7883#define FMC_BWTRx_ADDSET_1 (0x2UL << FMC_BWTRx_ADDSET_Pos)
7884#define FMC_BWTRx_ADDSET_2 (0x4UL << FMC_BWTRx_ADDSET_Pos)
7885#define FMC_BWTRx_ADDSET_3 (0x8UL << FMC_BWTRx_ADDSET_Pos)
7887#define FMC_BWTRx_ADDHLD_Pos (4U)
7888#define FMC_BWTRx_ADDHLD_Msk (0xFUL << FMC_BWTRx_ADDHLD_Pos)
7889#define FMC_BWTRx_ADDHLD FMC_BWTRx_ADDHLD_Msk
7890#define FMC_BWTRx_ADDHLD_0 (0x1UL << FMC_BWTRx_ADDHLD_Pos)
7891#define FMC_BWTRx_ADDHLD_1 (0x2UL << FMC_BWTRx_ADDHLD_Pos)
7892#define FMC_BWTRx_ADDHLD_2 (0x4UL << FMC_BWTRx_ADDHLD_Pos)
7893#define FMC_BWTRx_ADDHLD_3 (0x8UL << FMC_BWTRx_ADDHLD_Pos)
7895#define FMC_BWTRx_DATAST_Pos (8U)
7896#define FMC_BWTRx_DATAST_Msk (0xFFUL << FMC_BWTRx_DATAST_Pos)
7897#define FMC_BWTRx_DATAST FMC_BWTRx_DATAST_Msk
7898#define FMC_BWTRx_DATAST_0 (0x01UL << FMC_BWTRx_DATAST_Pos)
7899#define FMC_BWTRx_DATAST_1 (0x02UL << FMC_BWTRx_DATAST_Pos)
7900#define FMC_BWTRx_DATAST_2 (0x04UL << FMC_BWTRx_DATAST_Pos)
7901#define FMC_BWTRx_DATAST_3 (0x08UL << FMC_BWTRx_DATAST_Pos)
7902#define FMC_BWTRx_DATAST_4 (0x10UL << FMC_BWTRx_DATAST_Pos)
7903#define FMC_BWTRx_DATAST_5 (0x20UL << FMC_BWTRx_DATAST_Pos)
7904#define FMC_BWTRx_DATAST_6 (0x40UL << FMC_BWTRx_DATAST_Pos)
7905#define FMC_BWTRx_DATAST_7 (0x80UL << FMC_BWTRx_DATAST_Pos)
7907#define FMC_BWTRx_BUSTURN_Pos (16U)
7908#define FMC_BWTRx_BUSTURN_Msk (0xFUL << FMC_BWTRx_BUSTURN_Pos)
7909#define FMC_BWTRx_BUSTURN FMC_BWTRx_BUSTURN_Msk
7910#define FMC_BWTRx_BUSTURN_0 (0x1UL << FMC_BWTRx_BUSTURN_Pos)
7911#define FMC_BWTRx_BUSTURN_1 (0x2UL << FMC_BWTRx_BUSTURN_Pos)
7912#define FMC_BWTRx_BUSTURN_2 (0x4UL << FMC_BWTRx_BUSTURN_Pos)
7913#define FMC_BWTRx_BUSTURN_3 (0x8UL << FMC_BWTRx_BUSTURN_Pos)
7915#define FMC_BWTRx_ACCMOD_Pos (28U)
7916#define FMC_BWTRx_ACCMOD_Msk (0x3UL << FMC_BWTRx_ACCMOD_Pos)
7917#define FMC_BWTRx_ACCMOD FMC_BWTRx_ACCMOD_Msk
7918#define FMC_BWTRx_ACCMOD_0 (0x1UL << FMC_BWTRx_ACCMOD_Pos)
7919#define FMC_BWTRx_ACCMOD_1 (0x2UL << FMC_BWTRx_ACCMOD_Pos)
7921/****************** Bit definition for FMC_PCR register ********************/
7922#define FMC_PCR_PWAITEN_Pos (1U)
7923#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)
7924#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk
7925#define FMC_PCR_PBKEN_Pos (2U)
7926#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)
7927#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk
7928#define FMC_PCR_PTYP_Pos (3U)
7929#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)
7930#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk
7932#define FMC_PCR_PWID_Pos (4U)
7933#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)
7934#define FMC_PCR_PWID FMC_PCR_PWID_Msk
7935#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)
7936#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)
7938#define FMC_PCR_ECCEN_Pos (6U)
7939#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)
7940#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk
7942#define FMC_PCR_TCLR_Pos (9U)
7943#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)
7944#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk
7945#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)
7946#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)
7947#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)
7948#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)
7950#define FMC_PCR_TAR_Pos (13U)
7951#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)
7952#define FMC_PCR_TAR FMC_PCR_TAR_Msk
7953#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)
7954#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)
7955#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)
7956#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)
7958#define FMC_PCR_ECCPS_Pos (17U)
7959#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)
7960#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk
7961#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)
7962#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)
7963#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)
7965/******************* Bit definition for FMC_SR register ********************/
7966#define FMC_SR_IRS_Pos (0U)
7967#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)
7968#define FMC_SR_IRS FMC_SR_IRS_Msk
7969#define FMC_SR_ILS_Pos (1U)
7970#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)
7971#define FMC_SR_ILS FMC_SR_ILS_Msk
7972#define FMC_SR_IFS_Pos (2U)
7973#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)
7974#define FMC_SR_IFS FMC_SR_IFS_Msk
7975#define FMC_SR_IREN_Pos (3U)
7976#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)
7977#define FMC_SR_IREN FMC_SR_IREN_Msk
7978#define FMC_SR_ILEN_Pos (4U)
7979#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)
7980#define FMC_SR_ILEN FMC_SR_ILEN_Msk
7981#define FMC_SR_IFEN_Pos (5U)
7982#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)
7983#define FMC_SR_IFEN FMC_SR_IFEN_Msk
7984#define FMC_SR_FEMPT_Pos (6U)
7985#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)
7986#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk
7988/****************** Bit definition for FMC_PMEM register ******************/
7989#define FMC_PMEM_MEMSET_Pos (0U)
7990#define FMC_PMEM_MEMSET_Msk (0xFFUL << FMC_PMEM_MEMSET_Pos)
7991#define FMC_PMEM_MEMSET FMC_PMEM_MEMSET_Msk
7992#define FMC_PMEM_MEMSET_0 (0x01UL << FMC_PMEM_MEMSET_Pos)
7993#define FMC_PMEM_MEMSET_1 (0x02UL << FMC_PMEM_MEMSET_Pos)
7994#define FMC_PMEM_MEMSET_2 (0x04UL << FMC_PMEM_MEMSET_Pos)
7995#define FMC_PMEM_MEMSET_3 (0x08UL << FMC_PMEM_MEMSET_Pos)
7996#define FMC_PMEM_MEMSET_4 (0x10UL << FMC_PMEM_MEMSET_Pos)
7997#define FMC_PMEM_MEMSET_5 (0x20UL << FMC_PMEM_MEMSET_Pos)
7998#define FMC_PMEM_MEMSET_6 (0x40UL << FMC_PMEM_MEMSET_Pos)
7999#define FMC_PMEM_MEMSET_7 (0x80UL << FMC_PMEM_MEMSET_Pos)
8001#define FMC_PMEM_MEMWAIT_Pos (8U)
8002#define FMC_PMEM_MEMWAIT_Msk (0xFFUL << FMC_PMEM_MEMWAIT_Pos)
8003#define FMC_PMEM_MEMWAIT FMC_PMEM_MEMWAIT_Msk
8004#define FMC_PMEM_MEMWAIT_0 (0x01UL << FMC_PMEM_MEMWAIT_Pos)
8005#define FMC_PMEM_MEMWAIT_1 (0x02UL << FMC_PMEM_MEMWAIT_Pos)
8006#define FMC_PMEM_MEMWAIT_2 (0x04UL << FMC_PMEM_MEMWAIT_Pos)
8007#define FMC_PMEM_MEMWAIT_3 (0x08UL << FMC_PMEM_MEMWAIT_Pos)
8008#define FMC_PMEM_MEMWAIT_4 (0x10UL << FMC_PMEM_MEMWAIT_Pos)
8009#define FMC_PMEM_MEMWAIT_5 (0x20UL << FMC_PMEM_MEMWAIT_Pos)
8010#define FMC_PMEM_MEMWAIT_6 (0x40UL << FMC_PMEM_MEMWAIT_Pos)
8011#define FMC_PMEM_MEMWAIT_7 (0x80UL << FMC_PMEM_MEMWAIT_Pos)
8013#define FMC_PMEM_MEMHOLD_Pos (16U)
8014#define FMC_PMEM_MEMHOLD_Msk (0xFFUL << FMC_PMEM_MEMHOLD_Pos)
8015#define FMC_PMEM_MEMHOLD FMC_PMEM_MEMHOLD_Msk
8016#define FMC_PMEM_MEMHOLD_0 (0x01UL << FMC_PMEM_MEMHOLD_Pos)
8017#define FMC_PMEM_MEMHOLD_1 (0x02UL << FMC_PMEM_MEMHOLD_Pos)
8018#define FMC_PMEM_MEMHOLD_2 (0x04UL << FMC_PMEM_MEMHOLD_Pos)
8019#define FMC_PMEM_MEMHOLD_3 (0x08UL << FMC_PMEM_MEMHOLD_Pos)
8020#define FMC_PMEM_MEMHOLD_4 (0x10UL << FMC_PMEM_MEMHOLD_Pos)
8021#define FMC_PMEM_MEMHOLD_5 (0x20UL << FMC_PMEM_MEMHOLD_Pos)
8022#define FMC_PMEM_MEMHOLD_6 (0x40UL << FMC_PMEM_MEMHOLD_Pos)
8023#define FMC_PMEM_MEMHOLD_7 (0x80UL << FMC_PMEM_MEMHOLD_Pos)
8025#define FMC_PMEM_MEMHIZ_Pos (24U)
8026#define FMC_PMEM_MEMHIZ_Msk (0xFFUL << FMC_PMEM_MEMHIZ_Pos)
8027#define FMC_PMEM_MEMHIZ FMC_PMEM_MEMHIZ_Msk
8028#define FMC_PMEM_MEMHIZ_0 (0x01UL << FMC_PMEM_MEMHIZ_Pos)
8029#define FMC_PMEM_MEMHIZ_1 (0x02UL << FMC_PMEM_MEMHIZ_Pos)
8030#define FMC_PMEM_MEMHIZ_2 (0x04UL << FMC_PMEM_MEMHIZ_Pos)
8031#define FMC_PMEM_MEMHIZ_3 (0x08UL << FMC_PMEM_MEMHIZ_Pos)
8032#define FMC_PMEM_MEMHIZ_4 (0x10UL << FMC_PMEM_MEMHIZ_Pos)
8033#define FMC_PMEM_MEMHIZ_5 (0x20UL << FMC_PMEM_MEMHIZ_Pos)
8034#define FMC_PMEM_MEMHIZ_6 (0x40UL << FMC_PMEM_MEMHIZ_Pos)
8035#define FMC_PMEM_MEMHIZ_7 (0x80UL << FMC_PMEM_MEMHIZ_Pos)
8037/****************** Bit definition for FMC_PATT register *******************/
8038#define FMC_PATT_ATTSET_Pos (0U)
8039#define FMC_PATT_ATTSET_Msk (0xFFUL << FMC_PATT_ATTSET_Pos)
8040#define FMC_PATT_ATTSET FMC_PATT_ATTSET_Msk
8041#define FMC_PATT_ATTSET_0 (0x01UL << FMC_PATT_ATTSET_Pos)
8042#define FMC_PATT_ATTSET_1 (0x02UL << FMC_PATT_ATTSET_Pos)
8043#define FMC_PATT_ATTSET_2 (0x04UL << FMC_PATT_ATTSET_Pos)
8044#define FMC_PATT_ATTSET_3 (0x08UL << FMC_PATT_ATTSET_Pos)
8045#define FMC_PATT_ATTSET_4 (0x10UL << FMC_PATT_ATTSET_Pos)
8046#define FMC_PATT_ATTSET_5 (0x20UL << FMC_PATT_ATTSET_Pos)
8047#define FMC_PATT_ATTSET_6 (0x40UL << FMC_PATT_ATTSET_Pos)
8048#define FMC_PATT_ATTSET_7 (0x80UL << FMC_PATT_ATTSET_Pos)
8050#define FMC_PATT_ATTWAIT_Pos (8U)
8051#define FMC_PATT_ATTWAIT_Msk (0xFFUL << FMC_PATT_ATTWAIT_Pos)
8052#define FMC_PATT_ATTWAIT FMC_PATT_ATTWAIT_Msk
8053#define FMC_PATT_ATTWAIT_0 (0x01UL << FMC_PATT_ATTWAIT_Pos)
8054#define FMC_PATT_ATTWAIT_1 (0x02UL << FMC_PATT_ATTWAIT_Pos)
8055#define FMC_PATT_ATTWAIT_2 (0x04UL << FMC_PATT_ATTWAIT_Pos)
8056#define FMC_PATT_ATTWAIT_3 (0x08UL << FMC_PATT_ATTWAIT_Pos)
8057#define FMC_PATT_ATTWAIT_4 (0x10UL << FMC_PATT_ATTWAIT_Pos)
8058#define FMC_PATT_ATTWAIT_5 (0x20UL << FMC_PATT_ATTWAIT_Pos)
8059#define FMC_PATT_ATTWAIT_6 (0x40UL << FMC_PATT_ATTWAIT_Pos)
8060#define FMC_PATT_ATTWAIT_7 (0x80UL << FMC_PATT_ATTWAIT_Pos)
8062#define FMC_PATT_ATTHOLD_Pos (16U)
8063#define FMC_PATT_ATTHOLD_Msk (0xFFUL << FMC_PATT_ATTHOLD_Pos)
8064#define FMC_PATT_ATTHOLD FMC_PATT_ATTHOLD_Msk
8065#define FMC_PATT_ATTHOLD_0 (0x01UL << FMC_PATT_ATTHOLD_Pos)
8066#define FMC_PATT_ATTHOLD_1 (0x02UL << FMC_PATT_ATTHOLD_Pos)
8067#define FMC_PATT_ATTHOLD_2 (0x04UL << FMC_PATT_ATTHOLD_Pos)
8068#define FMC_PATT_ATTHOLD_3 (0x08UL << FMC_PATT_ATTHOLD_Pos)
8069#define FMC_PATT_ATTHOLD_4 (0x10UL << FMC_PATT_ATTHOLD_Pos)
8070#define FMC_PATT_ATTHOLD_5 (0x20UL << FMC_PATT_ATTHOLD_Pos)
8071#define FMC_PATT_ATTHOLD_6 (0x40UL << FMC_PATT_ATTHOLD_Pos)
8072#define FMC_PATT_ATTHOLD_7 (0x80UL << FMC_PATT_ATTHOLD_Pos)
8074#define FMC_PATT_ATTHIZ_Pos (24U)
8075#define FMC_PATT_ATTHIZ_Msk (0xFFUL << FMC_PATT_ATTHIZ_Pos)
8076#define FMC_PATT_ATTHIZ FMC_PATT_ATTHIZ_Msk
8077#define FMC_PATT_ATTHIZ_0 (0x01UL << FMC_PATT_ATTHIZ_Pos)
8078#define FMC_PATT_ATTHIZ_1 (0x02UL << FMC_PATT_ATTHIZ_Pos)
8079#define FMC_PATT_ATTHIZ_2 (0x04UL << FMC_PATT_ATTHIZ_Pos)
8080#define FMC_PATT_ATTHIZ_3 (0x08UL << FMC_PATT_ATTHIZ_Pos)
8081#define FMC_PATT_ATTHIZ_4 (0x10UL << FMC_PATT_ATTHIZ_Pos)
8082#define FMC_PATT_ATTHIZ_5 (0x20UL << FMC_PATT_ATTHIZ_Pos)
8083#define FMC_PATT_ATTHIZ_6 (0x40UL << FMC_PATT_ATTHIZ_Pos)
8084#define FMC_PATT_ATTHIZ_7 (0x80UL << FMC_PATT_ATTHIZ_Pos)
8086/****************** Bit definition for FMC_ECCR register *******************/
8087#define FMC_ECCR_ECC_Pos (0U)
8088#define FMC_ECCR_ECC_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC_Pos)
8089#define FMC_ECCR_ECC FMC_ECCR_ECC_Msk
8091/******************************************************************************/
8092/* */
8093/* General Purpose IOs (GPIO) */
8094/* */
8095/******************************************************************************/
8096/****************** Bits definition for GPIO_MODER register *****************/
8097#define GPIO_MODER_MODE0_Pos (0U)
8098#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos)
8099#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
8100#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos)
8101#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos)
8102#define GPIO_MODER_MODE1_Pos (2U)
8103#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos)
8104#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
8105#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos)
8106#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos)
8107#define GPIO_MODER_MODE2_Pos (4U)
8108#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos)
8109#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
8110#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos)
8111#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos)
8112#define GPIO_MODER_MODE3_Pos (6U)
8113#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos)
8114#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
8115#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos)
8116#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos)
8117#define GPIO_MODER_MODE4_Pos (8U)
8118#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos)
8119#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
8120#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos)
8121#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos)
8122#define GPIO_MODER_MODE5_Pos (10U)
8123#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos)
8124#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
8125#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos)
8126#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos)
8127#define GPIO_MODER_MODE6_Pos (12U)
8128#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos)
8129#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
8130#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos)
8131#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos)
8132#define GPIO_MODER_MODE7_Pos (14U)
8133#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos)
8134#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
8135#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos)
8136#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos)
8137#define GPIO_MODER_MODE8_Pos (16U)
8138#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos)
8139#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
8140#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos)
8141#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos)
8142#define GPIO_MODER_MODE9_Pos (18U)
8143#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos)
8144#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
8145#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos)
8146#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos)
8147#define GPIO_MODER_MODE10_Pos (20U)
8148#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos)
8149#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
8150#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos)
8151#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos)
8152#define GPIO_MODER_MODE11_Pos (22U)
8153#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos)
8154#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
8155#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos)
8156#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos)
8157#define GPIO_MODER_MODE12_Pos (24U)
8158#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos)
8159#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
8160#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos)
8161#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos)
8162#define GPIO_MODER_MODE13_Pos (26U)
8163#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos)
8164#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
8165#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos)
8166#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos)
8167#define GPIO_MODER_MODE14_Pos (28U)
8168#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos)
8169#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
8170#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos)
8171#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos)
8172#define GPIO_MODER_MODE15_Pos (30U)
8173#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos)
8174#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
8175#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos)
8176#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos)
8178/* Legacy defines */
8179#define GPIO_MODER_MODER0 GPIO_MODER_MODE0
8180#define GPIO_MODER_MODER0_0 GPIO_MODER_MODE0_0
8181#define GPIO_MODER_MODER0_1 GPIO_MODER_MODE0_1
8182#define GPIO_MODER_MODER1 GPIO_MODER_MODE1
8183#define GPIO_MODER_MODER1_0 GPIO_MODER_MODE1_0
8184#define GPIO_MODER_MODER1_1 GPIO_MODER_MODE1_1
8185#define GPIO_MODER_MODER2 GPIO_MODER_MODE2
8186#define GPIO_MODER_MODER2_0 GPIO_MODER_MODE2_0
8187#define GPIO_MODER_MODER2_1 GPIO_MODER_MODE2_1
8188#define GPIO_MODER_MODER3 GPIO_MODER_MODE3
8189#define GPIO_MODER_MODER3_0 GPIO_MODER_MODE3_0
8190#define GPIO_MODER_MODER3_1 GPIO_MODER_MODE3_1
8191#define GPIO_MODER_MODER4 GPIO_MODER_MODE4
8192#define GPIO_MODER_MODER4_0 GPIO_MODER_MODE4_0
8193#define GPIO_MODER_MODER4_1 GPIO_MODER_MODE4_1
8194#define GPIO_MODER_MODER5 GPIO_MODER_MODE5
8195#define GPIO_MODER_MODER5_0 GPIO_MODER_MODE5_0
8196#define GPIO_MODER_MODER5_1 GPIO_MODER_MODE5_1
8197#define GPIO_MODER_MODER6 GPIO_MODER_MODE6
8198#define GPIO_MODER_MODER6_0 GPIO_MODER_MODE6_0
8199#define GPIO_MODER_MODER6_1 GPIO_MODER_MODE6_1
8200#define GPIO_MODER_MODER7 GPIO_MODER_MODE7
8201#define GPIO_MODER_MODER7_0 GPIO_MODER_MODE7_0
8202#define GPIO_MODER_MODER7_1 GPIO_MODER_MODE7_1
8203#define GPIO_MODER_MODER8 GPIO_MODER_MODE8
8204#define GPIO_MODER_MODER8_0 GPIO_MODER_MODE8_0
8205#define GPIO_MODER_MODER8_1 GPIO_MODER_MODE8_1
8206#define GPIO_MODER_MODER9 GPIO_MODER_MODE9
8207#define GPIO_MODER_MODER9_0 GPIO_MODER_MODE9_0
8208#define GPIO_MODER_MODER9_1 GPIO_MODER_MODE9_1
8209#define GPIO_MODER_MODER10 GPIO_MODER_MODE10
8210#define GPIO_MODER_MODER10_0 GPIO_MODER_MODE10_0
8211#define GPIO_MODER_MODER10_1 GPIO_MODER_MODE10_1
8212#define GPIO_MODER_MODER11 GPIO_MODER_MODE11
8213#define GPIO_MODER_MODER11_0 GPIO_MODER_MODE11_0
8214#define GPIO_MODER_MODER11_1 GPIO_MODER_MODE11_1
8215#define GPIO_MODER_MODER12 GPIO_MODER_MODE12
8216#define GPIO_MODER_MODER12_0 GPIO_MODER_MODE12_0
8217#define GPIO_MODER_MODER12_1 GPIO_MODER_MODE12_1
8218#define GPIO_MODER_MODER13 GPIO_MODER_MODE13
8219#define GPIO_MODER_MODER13_0 GPIO_MODER_MODE13_0
8220#define GPIO_MODER_MODER13_1 GPIO_MODER_MODE13_1
8221#define GPIO_MODER_MODER14 GPIO_MODER_MODE14
8222#define GPIO_MODER_MODER14_0 GPIO_MODER_MODE14_0
8223#define GPIO_MODER_MODER14_1 GPIO_MODER_MODE14_1
8224#define GPIO_MODER_MODER15 GPIO_MODER_MODE15
8225#define GPIO_MODER_MODER15_0 GPIO_MODER_MODE15_0
8226#define GPIO_MODER_MODER15_1 GPIO_MODER_MODE15_1
8227
8228/****************** Bits definition for GPIO_OTYPER register ****************/
8229#define GPIO_OTYPER_OT0_Pos (0U)
8230#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)
8231#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
8232#define GPIO_OTYPER_OT1_Pos (1U)
8233#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)
8234#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
8235#define GPIO_OTYPER_OT2_Pos (2U)
8236#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)
8237#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
8238#define GPIO_OTYPER_OT3_Pos (3U)
8239#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)
8240#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
8241#define GPIO_OTYPER_OT4_Pos (4U)
8242#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)
8243#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
8244#define GPIO_OTYPER_OT5_Pos (5U)
8245#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)
8246#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
8247#define GPIO_OTYPER_OT6_Pos (6U)
8248#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)
8249#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
8250#define GPIO_OTYPER_OT7_Pos (7U)
8251#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)
8252#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
8253#define GPIO_OTYPER_OT8_Pos (8U)
8254#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)
8255#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
8256#define GPIO_OTYPER_OT9_Pos (9U)
8257#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)
8258#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
8259#define GPIO_OTYPER_OT10_Pos (10U)
8260#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)
8261#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
8262#define GPIO_OTYPER_OT11_Pos (11U)
8263#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)
8264#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
8265#define GPIO_OTYPER_OT12_Pos (12U)
8266#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)
8267#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
8268#define GPIO_OTYPER_OT13_Pos (13U)
8269#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)
8270#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
8271#define GPIO_OTYPER_OT14_Pos (14U)
8272#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)
8273#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
8274#define GPIO_OTYPER_OT15_Pos (15U)
8275#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)
8276#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
8277
8278/* Legacy defines */
8279#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0
8280#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1
8281#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2
8282#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3
8283#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4
8284#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5
8285#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6
8286#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7
8287#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8
8288#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9
8289#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10
8290#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11
8291#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12
8292#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13
8293#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14
8294#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15
8295
8296/****************** Bits definition for GPIO_OSPEEDR register ***************/
8297#define GPIO_OSPEEDR_OSPEED0_Pos (0U)
8298#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)
8299#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
8300#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)
8301#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)
8302#define GPIO_OSPEEDR_OSPEED1_Pos (2U)
8303#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)
8304#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
8305#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)
8306#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)
8307#define GPIO_OSPEEDR_OSPEED2_Pos (4U)
8308#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)
8309#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
8310#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)
8311#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)
8312#define GPIO_OSPEEDR_OSPEED3_Pos (6U)
8313#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)
8314#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
8315#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)
8316#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)
8317#define GPIO_OSPEEDR_OSPEED4_Pos (8U)
8318#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)
8319#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
8320#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)
8321#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)
8322#define GPIO_OSPEEDR_OSPEED5_Pos (10U)
8323#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)
8324#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
8325#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)
8326#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)
8327#define GPIO_OSPEEDR_OSPEED6_Pos (12U)
8328#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)
8329#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
8330#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)
8331#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)
8332#define GPIO_OSPEEDR_OSPEED7_Pos (14U)
8333#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)
8334#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
8335#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)
8336#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)
8337#define GPIO_OSPEEDR_OSPEED8_Pos (16U)
8338#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)
8339#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
8340#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)
8341#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)
8342#define GPIO_OSPEEDR_OSPEED9_Pos (18U)
8343#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)
8344#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
8345#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)
8346#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)
8347#define GPIO_OSPEEDR_OSPEED10_Pos (20U)
8348#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)
8349#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
8350#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)
8351#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)
8352#define GPIO_OSPEEDR_OSPEED11_Pos (22U)
8353#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)
8354#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
8355#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)
8356#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)
8357#define GPIO_OSPEEDR_OSPEED12_Pos (24U)
8358#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)
8359#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
8360#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)
8361#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)
8362#define GPIO_OSPEEDR_OSPEED13_Pos (26U)
8363#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)
8364#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
8365#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)
8366#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)
8367#define GPIO_OSPEEDR_OSPEED14_Pos (28U)
8368#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)
8369#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
8370#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)
8371#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)
8372#define GPIO_OSPEEDR_OSPEED15_Pos (30U)
8373#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)
8374#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
8375#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)
8376#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)
8378/* Legacy defines */
8379#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0
8380#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0
8381#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1
8382#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1
8383#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0
8384#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1
8385#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2
8386#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0
8387#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1
8388#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3
8389#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0
8390#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1
8391#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4
8392#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0
8393#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1
8394#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5
8395#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0
8396#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1
8397#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6
8398#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0
8399#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1
8400#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7
8401#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0
8402#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1
8403#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8
8404#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0
8405#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1
8406#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9
8407#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0
8408#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1
8409#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10
8410#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0
8411#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1
8412#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11
8413#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0
8414#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1
8415#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12
8416#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0
8417#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1
8418#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13
8419#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0
8420#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1
8421#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14
8422#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0
8423#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1
8424#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15
8425#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0
8426#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1
8427
8428/****************** Bits definition for GPIO_PUPDR register *****************/
8429#define GPIO_PUPDR_PUPD0_Pos (0U)
8430#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos)
8431#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
8432#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos)
8433#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos)
8434#define GPIO_PUPDR_PUPD1_Pos (2U)
8435#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos)
8436#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
8437#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos)
8438#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos)
8439#define GPIO_PUPDR_PUPD2_Pos (4U)
8440#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos)
8441#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
8442#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos)
8443#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos)
8444#define GPIO_PUPDR_PUPD3_Pos (6U)
8445#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos)
8446#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
8447#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos)
8448#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos)
8449#define GPIO_PUPDR_PUPD4_Pos (8U)
8450#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos)
8451#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
8452#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos)
8453#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos)
8454#define GPIO_PUPDR_PUPD5_Pos (10U)
8455#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos)
8456#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
8457#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos)
8458#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos)
8459#define GPIO_PUPDR_PUPD6_Pos (12U)
8460#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos)
8461#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
8462#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos)
8463#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos)
8464#define GPIO_PUPDR_PUPD7_Pos (14U)
8465#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos)
8466#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
8467#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos)
8468#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos)
8469#define GPIO_PUPDR_PUPD8_Pos (16U)
8470#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos)
8471#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
8472#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos)
8473#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos)
8474#define GPIO_PUPDR_PUPD9_Pos (18U)
8475#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos)
8476#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
8477#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos)
8478#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos)
8479#define GPIO_PUPDR_PUPD10_Pos (20U)
8480#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos)
8481#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
8482#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos)
8483#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos)
8484#define GPIO_PUPDR_PUPD11_Pos (22U)
8485#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos)
8486#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
8487#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos)
8488#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos)
8489#define GPIO_PUPDR_PUPD12_Pos (24U)
8490#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos)
8491#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
8492#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos)
8493#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos)
8494#define GPIO_PUPDR_PUPD13_Pos (26U)
8495#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos)
8496#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
8497#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos)
8498#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos)
8499#define GPIO_PUPDR_PUPD14_Pos (28U)
8500#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)
8501#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
8502#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos)
8503#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos)
8504#define GPIO_PUPDR_PUPD15_Pos (30U)
8505#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos)
8506#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
8507#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos)
8508#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos)
8510/* Legacy defines */
8511#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0
8512#define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0
8513#define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1
8514#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1
8515#define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0
8516#define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1
8517#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2
8518#define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0
8519#define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1
8520#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3
8521#define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0
8522#define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1
8523#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4
8524#define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0
8525#define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1
8526#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5
8527#define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0
8528#define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1
8529#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6
8530#define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0
8531#define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1
8532#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7
8533#define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0
8534#define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1
8535#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8
8536#define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0
8537#define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1
8538#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9
8539#define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0
8540#define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1
8541#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10
8542#define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0
8543#define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1
8544#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11
8545#define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0
8546#define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1
8547#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12
8548#define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0
8549#define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1
8550#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13
8551#define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0
8552#define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1
8553#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14
8554#define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0
8555#define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1
8556#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15
8557#define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0
8558#define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1
8559
8560/****************** Bits definition for GPIO_IDR register *******************/
8561#define GPIO_IDR_ID0_Pos (0U)
8562#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
8563#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
8564#define GPIO_IDR_ID1_Pos (1U)
8565#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
8566#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
8567#define GPIO_IDR_ID2_Pos (2U)
8568#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
8569#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
8570#define GPIO_IDR_ID3_Pos (3U)
8571#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
8572#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
8573#define GPIO_IDR_ID4_Pos (4U)
8574#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
8575#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
8576#define GPIO_IDR_ID5_Pos (5U)
8577#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
8578#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
8579#define GPIO_IDR_ID6_Pos (6U)
8580#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
8581#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
8582#define GPIO_IDR_ID7_Pos (7U)
8583#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
8584#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
8585#define GPIO_IDR_ID8_Pos (8U)
8586#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
8587#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
8588#define GPIO_IDR_ID9_Pos (9U)
8589#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
8590#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
8591#define GPIO_IDR_ID10_Pos (10U)
8592#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
8593#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
8594#define GPIO_IDR_ID11_Pos (11U)
8595#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
8596#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
8597#define GPIO_IDR_ID12_Pos (12U)
8598#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
8599#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
8600#define GPIO_IDR_ID13_Pos (13U)
8601#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
8602#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
8603#define GPIO_IDR_ID14_Pos (14U)
8604#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
8605#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
8606#define GPIO_IDR_ID15_Pos (15U)
8607#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
8608#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
8609
8610/* Legacy defines */
8611#define GPIO_IDR_IDR_0 GPIO_IDR_ID0
8612#define GPIO_IDR_IDR_1 GPIO_IDR_ID1
8613#define GPIO_IDR_IDR_2 GPIO_IDR_ID2
8614#define GPIO_IDR_IDR_3 GPIO_IDR_ID3
8615#define GPIO_IDR_IDR_4 GPIO_IDR_ID4
8616#define GPIO_IDR_IDR_5 GPIO_IDR_ID5
8617#define GPIO_IDR_IDR_6 GPIO_IDR_ID6
8618#define GPIO_IDR_IDR_7 GPIO_IDR_ID7
8619#define GPIO_IDR_IDR_8 GPIO_IDR_ID8
8620#define GPIO_IDR_IDR_9 GPIO_IDR_ID9
8621#define GPIO_IDR_IDR_10 GPIO_IDR_ID10
8622#define GPIO_IDR_IDR_11 GPIO_IDR_ID11
8623#define GPIO_IDR_IDR_12 GPIO_IDR_ID12
8624#define GPIO_IDR_IDR_13 GPIO_IDR_ID13
8625#define GPIO_IDR_IDR_14 GPIO_IDR_ID14
8626#define GPIO_IDR_IDR_15 GPIO_IDR_ID15
8627
8628/* Old GPIO_IDR register bits definition, maintained for legacy purpose */
8629#define GPIO_OTYPER_IDR_0 GPIO_IDR_ID0
8630#define GPIO_OTYPER_IDR_1 GPIO_IDR_ID1
8631#define GPIO_OTYPER_IDR_2 GPIO_IDR_ID2
8632#define GPIO_OTYPER_IDR_3 GPIO_IDR_ID3
8633#define GPIO_OTYPER_IDR_4 GPIO_IDR_ID4
8634#define GPIO_OTYPER_IDR_5 GPIO_IDR_ID5
8635#define GPIO_OTYPER_IDR_6 GPIO_IDR_ID6
8636#define GPIO_OTYPER_IDR_7 GPIO_IDR_ID7
8637#define GPIO_OTYPER_IDR_8 GPIO_IDR_ID8
8638#define GPIO_OTYPER_IDR_9 GPIO_IDR_ID9
8639#define GPIO_OTYPER_IDR_10 GPIO_IDR_ID10
8640#define GPIO_OTYPER_IDR_11 GPIO_IDR_ID11
8641#define GPIO_OTYPER_IDR_12 GPIO_IDR_ID12
8642#define GPIO_OTYPER_IDR_13 GPIO_IDR_ID13
8643#define GPIO_OTYPER_IDR_14 GPIO_IDR_ID14
8644#define GPIO_OTYPER_IDR_15 GPIO_IDR_ID15
8645
8646/****************** Bits definition for GPIO_ODR register *******************/
8647#define GPIO_ODR_OD0_Pos (0U)
8648#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
8649#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
8650#define GPIO_ODR_OD1_Pos (1U)
8651#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
8652#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
8653#define GPIO_ODR_OD2_Pos (2U)
8654#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
8655#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
8656#define GPIO_ODR_OD3_Pos (3U)
8657#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
8658#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
8659#define GPIO_ODR_OD4_Pos (4U)
8660#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
8661#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
8662#define GPIO_ODR_OD5_Pos (5U)
8663#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
8664#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
8665#define GPIO_ODR_OD6_Pos (6U)
8666#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
8667#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
8668#define GPIO_ODR_OD7_Pos (7U)
8669#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
8670#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
8671#define GPIO_ODR_OD8_Pos (8U)
8672#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
8673#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
8674#define GPIO_ODR_OD9_Pos (9U)
8675#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
8676#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
8677#define GPIO_ODR_OD10_Pos (10U)
8678#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
8679#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
8680#define GPIO_ODR_OD11_Pos (11U)
8681#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
8682#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
8683#define GPIO_ODR_OD12_Pos (12U)
8684#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
8685#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
8686#define GPIO_ODR_OD13_Pos (13U)
8687#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
8688#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
8689#define GPIO_ODR_OD14_Pos (14U)
8690#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
8691#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
8692#define GPIO_ODR_OD15_Pos (15U)
8693#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
8694#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
8695
8696/* Legacy defines */
8697#define GPIO_ODR_ODR_0 GPIO_ODR_OD0
8698#define GPIO_ODR_ODR_1 GPIO_ODR_OD1
8699#define GPIO_ODR_ODR_2 GPIO_ODR_OD2
8700#define GPIO_ODR_ODR_3 GPIO_ODR_OD3
8701#define GPIO_ODR_ODR_4 GPIO_ODR_OD4
8702#define GPIO_ODR_ODR_5 GPIO_ODR_OD5
8703#define GPIO_ODR_ODR_6 GPIO_ODR_OD6
8704#define GPIO_ODR_ODR_7 GPIO_ODR_OD7
8705#define GPIO_ODR_ODR_8 GPIO_ODR_OD8
8706#define GPIO_ODR_ODR_9 GPIO_ODR_OD9
8707#define GPIO_ODR_ODR_10 GPIO_ODR_OD10
8708#define GPIO_ODR_ODR_11 GPIO_ODR_OD11
8709#define GPIO_ODR_ODR_12 GPIO_ODR_OD12
8710#define GPIO_ODR_ODR_13 GPIO_ODR_OD13
8711#define GPIO_ODR_ODR_14 GPIO_ODR_OD14
8712#define GPIO_ODR_ODR_15 GPIO_ODR_OD15
8713
8714/* Old GPIO_ODR register bits definition, maintained for legacy purpose */
8715#define GPIO_OTYPER_ODR_0 GPIO_ODR_OD0
8716#define GPIO_OTYPER_ODR_1 GPIO_ODR_OD1
8717#define GPIO_OTYPER_ODR_2 GPIO_ODR_OD2
8718#define GPIO_OTYPER_ODR_3 GPIO_ODR_OD3
8719#define GPIO_OTYPER_ODR_4 GPIO_ODR_OD4
8720#define GPIO_OTYPER_ODR_5 GPIO_ODR_OD5
8721#define GPIO_OTYPER_ODR_6 GPIO_ODR_OD6
8722#define GPIO_OTYPER_ODR_7 GPIO_ODR_OD7
8723#define GPIO_OTYPER_ODR_8 GPIO_ODR_OD8
8724#define GPIO_OTYPER_ODR_9 GPIO_ODR_OD9
8725#define GPIO_OTYPER_ODR_10 GPIO_ODR_OD10
8726#define GPIO_OTYPER_ODR_11 GPIO_ODR_OD11
8727#define GPIO_OTYPER_ODR_12 GPIO_ODR_OD12
8728#define GPIO_OTYPER_ODR_13 GPIO_ODR_OD13
8729#define GPIO_OTYPER_ODR_14 GPIO_ODR_OD14
8730#define GPIO_OTYPER_ODR_15 GPIO_ODR_OD15
8731
8732/****************** Bits definition for GPIO_BSRR register ******************/
8733#define GPIO_BSRR_BS0_Pos (0U)
8734#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
8735#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
8736#define GPIO_BSRR_BS1_Pos (1U)
8737#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
8738#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
8739#define GPIO_BSRR_BS2_Pos (2U)
8740#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
8741#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
8742#define GPIO_BSRR_BS3_Pos (3U)
8743#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
8744#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
8745#define GPIO_BSRR_BS4_Pos (4U)
8746#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
8747#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
8748#define GPIO_BSRR_BS5_Pos (5U)
8749#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
8750#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
8751#define GPIO_BSRR_BS6_Pos (6U)
8752#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
8753#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
8754#define GPIO_BSRR_BS7_Pos (7U)
8755#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
8756#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
8757#define GPIO_BSRR_BS8_Pos (8U)
8758#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
8759#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
8760#define GPIO_BSRR_BS9_Pos (9U)
8761#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
8762#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
8763#define GPIO_BSRR_BS10_Pos (10U)
8764#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
8765#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
8766#define GPIO_BSRR_BS11_Pos (11U)
8767#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
8768#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
8769#define GPIO_BSRR_BS12_Pos (12U)
8770#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
8771#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
8772#define GPIO_BSRR_BS13_Pos (13U)
8773#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
8774#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
8775#define GPIO_BSRR_BS14_Pos (14U)
8776#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
8777#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
8778#define GPIO_BSRR_BS15_Pos (15U)
8779#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
8780#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
8781#define GPIO_BSRR_BR0_Pos (16U)
8782#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
8783#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
8784#define GPIO_BSRR_BR1_Pos (17U)
8785#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
8786#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
8787#define GPIO_BSRR_BR2_Pos (18U)
8788#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
8789#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
8790#define GPIO_BSRR_BR3_Pos (19U)
8791#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
8792#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
8793#define GPIO_BSRR_BR4_Pos (20U)
8794#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
8795#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
8796#define GPIO_BSRR_BR5_Pos (21U)
8797#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
8798#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
8799#define GPIO_BSRR_BR6_Pos (22U)
8800#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
8801#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
8802#define GPIO_BSRR_BR7_Pos (23U)
8803#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
8804#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
8805#define GPIO_BSRR_BR8_Pos (24U)
8806#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
8807#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
8808#define GPIO_BSRR_BR9_Pos (25U)
8809#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
8810#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
8811#define GPIO_BSRR_BR10_Pos (26U)
8812#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
8813#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
8814#define GPIO_BSRR_BR11_Pos (27U)
8815#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
8816#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
8817#define GPIO_BSRR_BR12_Pos (28U)
8818#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
8819#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
8820#define GPIO_BSRR_BR13_Pos (29U)
8821#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
8822#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
8823#define GPIO_BSRR_BR14_Pos (30U)
8824#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
8825#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
8826#define GPIO_BSRR_BR15_Pos (31U)
8827#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
8828#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
8829
8830/* Legacy defines */
8831#define GPIO_BSRR_BS_0 GPIO_BSRR_BS0
8832#define GPIO_BSRR_BS_1 GPIO_BSRR_BS1
8833#define GPIO_BSRR_BS_2 GPIO_BSRR_BS2
8834#define GPIO_BSRR_BS_3 GPIO_BSRR_BS3
8835#define GPIO_BSRR_BS_4 GPIO_BSRR_BS4
8836#define GPIO_BSRR_BS_5 GPIO_BSRR_BS5
8837#define GPIO_BSRR_BS_6 GPIO_BSRR_BS6
8838#define GPIO_BSRR_BS_7 GPIO_BSRR_BS7
8839#define GPIO_BSRR_BS_8 GPIO_BSRR_BS8
8840#define GPIO_BSRR_BS_9 GPIO_BSRR_BS9
8841#define GPIO_BSRR_BS_10 GPIO_BSRR_BS10
8842#define GPIO_BSRR_BS_11 GPIO_BSRR_BS11
8843#define GPIO_BSRR_BS_12 GPIO_BSRR_BS12
8844#define GPIO_BSRR_BS_13 GPIO_BSRR_BS13
8845#define GPIO_BSRR_BS_14 GPIO_BSRR_BS14
8846#define GPIO_BSRR_BS_15 GPIO_BSRR_BS15
8847#define GPIO_BSRR_BR_0 GPIO_BSRR_BR0
8848#define GPIO_BSRR_BR_1 GPIO_BSRR_BR1
8849#define GPIO_BSRR_BR_2 GPIO_BSRR_BR2
8850#define GPIO_BSRR_BR_3 GPIO_BSRR_BR3
8851#define GPIO_BSRR_BR_4 GPIO_BSRR_BR4
8852#define GPIO_BSRR_BR_5 GPIO_BSRR_BR5
8853#define GPIO_BSRR_BR_6 GPIO_BSRR_BR6
8854#define GPIO_BSRR_BR_7 GPIO_BSRR_BR7
8855#define GPIO_BSRR_BR_8 GPIO_BSRR_BR8
8856#define GPIO_BSRR_BR_9 GPIO_BSRR_BR9
8857#define GPIO_BSRR_BR_10 GPIO_BSRR_BR10
8858#define GPIO_BSRR_BR_11 GPIO_BSRR_BR11
8859#define GPIO_BSRR_BR_12 GPIO_BSRR_BR12
8860#define GPIO_BSRR_BR_13 GPIO_BSRR_BR13
8861#define GPIO_BSRR_BR_14 GPIO_BSRR_BR14
8862#define GPIO_BSRR_BR_15 GPIO_BSRR_BR15
8863
8864/****************** Bit definition for GPIO_LCKR register *********************/
8865#define GPIO_LCKR_LCK0_Pos (0U)
8866#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
8867#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
8868#define GPIO_LCKR_LCK1_Pos (1U)
8869#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
8870#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
8871#define GPIO_LCKR_LCK2_Pos (2U)
8872#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
8873#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
8874#define GPIO_LCKR_LCK3_Pos (3U)
8875#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
8876#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
8877#define GPIO_LCKR_LCK4_Pos (4U)
8878#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
8879#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
8880#define GPIO_LCKR_LCK5_Pos (5U)
8881#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
8882#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
8883#define GPIO_LCKR_LCK6_Pos (6U)
8884#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
8885#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
8886#define GPIO_LCKR_LCK7_Pos (7U)
8887#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
8888#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
8889#define GPIO_LCKR_LCK8_Pos (8U)
8890#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
8891#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
8892#define GPIO_LCKR_LCK9_Pos (9U)
8893#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
8894#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
8895#define GPIO_LCKR_LCK10_Pos (10U)
8896#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
8897#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
8898#define GPIO_LCKR_LCK11_Pos (11U)
8899#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
8900#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
8901#define GPIO_LCKR_LCK12_Pos (12U)
8902#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
8903#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
8904#define GPIO_LCKR_LCK13_Pos (13U)
8905#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
8906#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
8907#define GPIO_LCKR_LCK14_Pos (14U)
8908#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
8909#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
8910#define GPIO_LCKR_LCK15_Pos (15U)
8911#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
8912#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
8913#define GPIO_LCKR_LCKK_Pos (16U)
8914#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
8915#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
8916
8917/****************** Bit definition for GPIO_AFRL register *********************/
8918#define GPIO_AFRL_AFSEL0_Pos (0U)
8919#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos)
8920#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
8921#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos)
8922#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos)
8923#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos)
8924#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos)
8925#define GPIO_AFRL_AFSEL1_Pos (4U)
8926#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos)
8927#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
8928#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos)
8929#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos)
8930#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos)
8931#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos)
8932#define GPIO_AFRL_AFSEL2_Pos (8U)
8933#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos)
8934#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
8935#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos)
8936#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos)
8937#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos)
8938#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos)
8939#define GPIO_AFRL_AFSEL3_Pos (12U)
8940#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos)
8941#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
8942#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos)
8943#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos)
8944#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos)
8945#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos)
8946#define GPIO_AFRL_AFSEL4_Pos (16U)
8947#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos)
8948#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
8949#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos)
8950#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos)
8951#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos)
8952#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos)
8953#define GPIO_AFRL_AFSEL5_Pos (20U)
8954#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos)
8955#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
8956#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos)
8957#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos)
8958#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos)
8959#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos)
8960#define GPIO_AFRL_AFSEL6_Pos (24U)
8961#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos)
8962#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
8963#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos)
8964#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos)
8965#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos)
8966#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos)
8967#define GPIO_AFRL_AFSEL7_Pos (28U)
8968#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos)
8969#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
8970#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos)
8971#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos)
8972#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos)
8973#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos)
8975/* Legacy defines */
8976#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
8977#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
8978#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
8979#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
8980#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
8981#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
8982#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
8983#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
8984
8985/****************** Bit definition for GPIO_AFRH register *********************/
8986#define GPIO_AFRH_AFSEL8_Pos (0U)
8987#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos)
8988#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
8989#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos)
8990#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos)
8991#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos)
8992#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos)
8993#define GPIO_AFRH_AFSEL9_Pos (4U)
8994#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos)
8995#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
8996#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos)
8997#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos)
8998#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos)
8999#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos)
9000#define GPIO_AFRH_AFSEL10_Pos (8U)
9001#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos)
9002#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
9003#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos)
9004#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos)
9005#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos)
9006#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos)
9007#define GPIO_AFRH_AFSEL11_Pos (12U)
9008#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos)
9009#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
9010#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos)
9011#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos)
9012#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos)
9013#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos)
9014#define GPIO_AFRH_AFSEL12_Pos (16U)
9015#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos)
9016#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
9017#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos)
9018#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos)
9019#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos)
9020#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos)
9021#define GPIO_AFRH_AFSEL13_Pos (20U)
9022#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos)
9023#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
9024#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos)
9025#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos)
9026#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos)
9027#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos)
9028#define GPIO_AFRH_AFSEL14_Pos (24U)
9029#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos)
9030#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
9031#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos)
9032#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos)
9033#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos)
9034#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos)
9035#define GPIO_AFRH_AFSEL15_Pos (28U)
9036#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos)
9037#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
9038#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos)
9039#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos)
9040#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos)
9041#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos)
9043/* Legacy defines */
9044#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
9045#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
9046#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
9047#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
9048#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
9049#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
9050#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
9051#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
9052
9053/****************** Bits definition for GPIO_BRR register ******************/
9054#define GPIO_BRR_BR0_Pos (0U)
9055#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos)
9056#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk
9057#define GPIO_BRR_BR1_Pos (1U)
9058#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos)
9059#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk
9060#define GPIO_BRR_BR2_Pos (2U)
9061#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos)
9062#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk
9063#define GPIO_BRR_BR3_Pos (3U)
9064#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos)
9065#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk
9066#define GPIO_BRR_BR4_Pos (4U)
9067#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos)
9068#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk
9069#define GPIO_BRR_BR5_Pos (5U)
9070#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos)
9071#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk
9072#define GPIO_BRR_BR6_Pos (6U)
9073#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos)
9074#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk
9075#define GPIO_BRR_BR7_Pos (7U)
9076#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos)
9077#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk
9078#define GPIO_BRR_BR8_Pos (8U)
9079#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos)
9080#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk
9081#define GPIO_BRR_BR9_Pos (9U)
9082#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos)
9083#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk
9084#define GPIO_BRR_BR10_Pos (10U)
9085#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos)
9086#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk
9087#define GPIO_BRR_BR11_Pos (11U)
9088#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos)
9089#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk
9090#define GPIO_BRR_BR12_Pos (12U)
9091#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos)
9092#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk
9093#define GPIO_BRR_BR13_Pos (13U)
9094#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos)
9095#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk
9096#define GPIO_BRR_BR14_Pos (14U)
9097#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos)
9098#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk
9099#define GPIO_BRR_BR15_Pos (15U)
9100#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos)
9101#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk
9102
9103/* Legacy defines */
9104#define GPIO_BRR_BR_0 GPIO_BRR_BR0
9105#define GPIO_BRR_BR_1 GPIO_BRR_BR1
9106#define GPIO_BRR_BR_2 GPIO_BRR_BR2
9107#define GPIO_BRR_BR_3 GPIO_BRR_BR3
9108#define GPIO_BRR_BR_4 GPIO_BRR_BR4
9109#define GPIO_BRR_BR_5 GPIO_BRR_BR5
9110#define GPIO_BRR_BR_6 GPIO_BRR_BR6
9111#define GPIO_BRR_BR_7 GPIO_BRR_BR7
9112#define GPIO_BRR_BR_8 GPIO_BRR_BR8
9113#define GPIO_BRR_BR_9 GPIO_BRR_BR9
9114#define GPIO_BRR_BR_10 GPIO_BRR_BR10
9115#define GPIO_BRR_BR_11 GPIO_BRR_BR11
9116#define GPIO_BRR_BR_12 GPIO_BRR_BR12
9117#define GPIO_BRR_BR_13 GPIO_BRR_BR13
9118#define GPIO_BRR_BR_14 GPIO_BRR_BR14
9119#define GPIO_BRR_BR_15 GPIO_BRR_BR15
9120
9121
9122/****************** Bits definition for GPIO_ASCR register *******************/
9123#define GPIO_ASCR_ASC0_Pos (0U)
9124#define GPIO_ASCR_ASC0_Msk (0x1UL << GPIO_ASCR_ASC0_Pos)
9125#define GPIO_ASCR_ASC0 GPIO_ASCR_ASC0_Msk
9126#define GPIO_ASCR_ASC1_Pos (1U)
9127#define GPIO_ASCR_ASC1_Msk (0x1UL << GPIO_ASCR_ASC1_Pos)
9128#define GPIO_ASCR_ASC1 GPIO_ASCR_ASC1_Msk
9129#define GPIO_ASCR_ASC2_Pos (2U)
9130#define GPIO_ASCR_ASC2_Msk (0x1UL << GPIO_ASCR_ASC2_Pos)
9131#define GPIO_ASCR_ASC2 GPIO_ASCR_ASC2_Msk
9132#define GPIO_ASCR_ASC3_Pos (3U)
9133#define GPIO_ASCR_ASC3_Msk (0x1UL << GPIO_ASCR_ASC3_Pos)
9134#define GPIO_ASCR_ASC3 GPIO_ASCR_ASC3_Msk
9135#define GPIO_ASCR_ASC4_Pos (4U)
9136#define GPIO_ASCR_ASC4_Msk (0x1UL << GPIO_ASCR_ASC4_Pos)
9137#define GPIO_ASCR_ASC4 GPIO_ASCR_ASC4_Msk
9138#define GPIO_ASCR_ASC5_Pos (5U)
9139#define GPIO_ASCR_ASC5_Msk (0x1UL << GPIO_ASCR_ASC5_Pos)
9140#define GPIO_ASCR_ASC5 GPIO_ASCR_ASC5_Msk
9141#define GPIO_ASCR_ASC6_Pos (6U)
9142#define GPIO_ASCR_ASC6_Msk (0x1UL << GPIO_ASCR_ASC6_Pos)
9143#define GPIO_ASCR_ASC6 GPIO_ASCR_ASC6_Msk
9144#define GPIO_ASCR_ASC7_Pos (7U)
9145#define GPIO_ASCR_ASC7_Msk (0x1UL << GPIO_ASCR_ASC7_Pos)
9146#define GPIO_ASCR_ASC7 GPIO_ASCR_ASC7_Msk
9147#define GPIO_ASCR_ASC8_Pos (8U)
9148#define GPIO_ASCR_ASC8_Msk (0x1UL << GPIO_ASCR_ASC8_Pos)
9149#define GPIO_ASCR_ASC8 GPIO_ASCR_ASC8_Msk
9150#define GPIO_ASCR_ASC9_Pos (9U)
9151#define GPIO_ASCR_ASC9_Msk (0x1UL << GPIO_ASCR_ASC9_Pos)
9152#define GPIO_ASCR_ASC9 GPIO_ASCR_ASC9_Msk
9153#define GPIO_ASCR_ASC10_Pos (10U)
9154#define GPIO_ASCR_ASC10_Msk (0x1UL << GPIO_ASCR_ASC10_Pos)
9155#define GPIO_ASCR_ASC10 GPIO_ASCR_ASC10_Msk
9156#define GPIO_ASCR_ASC11_Pos (11U)
9157#define GPIO_ASCR_ASC11_Msk (0x1UL << GPIO_ASCR_ASC11_Pos)
9158#define GPIO_ASCR_ASC11 GPIO_ASCR_ASC11_Msk
9159#define GPIO_ASCR_ASC12_Pos (12U)
9160#define GPIO_ASCR_ASC12_Msk (0x1UL << GPIO_ASCR_ASC12_Pos)
9161#define GPIO_ASCR_ASC12 GPIO_ASCR_ASC12_Msk
9162#define GPIO_ASCR_ASC13_Pos (13U)
9163#define GPIO_ASCR_ASC13_Msk (0x1UL << GPIO_ASCR_ASC13_Pos)
9164#define GPIO_ASCR_ASC13 GPIO_ASCR_ASC13_Msk
9165#define GPIO_ASCR_ASC14_Pos (14U)
9166#define GPIO_ASCR_ASC14_Msk (0x1UL << GPIO_ASCR_ASC14_Pos)
9167#define GPIO_ASCR_ASC14 GPIO_ASCR_ASC14_Msk
9168#define GPIO_ASCR_ASC15_Pos (15U)
9169#define GPIO_ASCR_ASC15_Msk (0x1UL << GPIO_ASCR_ASC15_Pos)
9170#define GPIO_ASCR_ASC15 GPIO_ASCR_ASC15_Msk
9171
9172/* Legacy defines */
9173#define GPIO_ASCR_EN_0 GPIO_ASCR_ASC0
9174#define GPIO_ASCR_EN_1 GPIO_ASCR_ASC1
9175#define GPIO_ASCR_EN_2 GPIO_ASCR_ASC2
9176#define GPIO_ASCR_EN_3 GPIO_ASCR_ASC3
9177#define GPIO_ASCR_EN_4 GPIO_ASCR_ASC4
9178#define GPIO_ASCR_EN_5 GPIO_ASCR_ASC5
9179#define GPIO_ASCR_EN_6 GPIO_ASCR_ASC6
9180#define GPIO_ASCR_EN_7 GPIO_ASCR_ASC7
9181#define GPIO_ASCR_EN_8 GPIO_ASCR_ASC8
9182#define GPIO_ASCR_EN_9 GPIO_ASCR_ASC9
9183#define GPIO_ASCR_EN_10 GPIO_ASCR_ASC10
9184#define GPIO_ASCR_EN_11 GPIO_ASCR_ASC11
9185#define GPIO_ASCR_EN_12 GPIO_ASCR_ASC12
9186#define GPIO_ASCR_EN_13 GPIO_ASCR_ASC13
9187#define GPIO_ASCR_EN_14 GPIO_ASCR_ASC14
9188#define GPIO_ASCR_EN_15 GPIO_ASCR_ASC15
9189
9190/******************************************************************************/
9191/* */
9192/* Inter-integrated Circuit Interface (I2C) */
9193/* */
9194/******************************************************************************/
9195/******************* Bit definition for I2C_CR1 register *******************/
9196#define I2C_CR1_PE_Pos (0U)
9197#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
9198#define I2C_CR1_PE I2C_CR1_PE_Msk
9199#define I2C_CR1_TXIE_Pos (1U)
9200#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)
9201#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk
9202#define I2C_CR1_RXIE_Pos (2U)
9203#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)
9204#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk
9205#define I2C_CR1_ADDRIE_Pos (3U)
9206#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)
9207#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk
9208#define I2C_CR1_NACKIE_Pos (4U)
9209#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)
9210#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk
9211#define I2C_CR1_STOPIE_Pos (5U)
9212#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)
9213#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk
9214#define I2C_CR1_TCIE_Pos (6U)
9215#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)
9216#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk
9217#define I2C_CR1_ERRIE_Pos (7U)
9218#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)
9219#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk
9220#define I2C_CR1_DNF_Pos (8U)
9221#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)
9222#define I2C_CR1_DNF I2C_CR1_DNF_Msk
9223#define I2C_CR1_ANFOFF_Pos (12U)
9224#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)
9225#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk
9226#define I2C_CR1_SWRST_Pos (13U)
9227#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos)
9228#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk
9229#define I2C_CR1_TXDMAEN_Pos (14U)
9230#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)
9231#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk
9232#define I2C_CR1_RXDMAEN_Pos (15U)
9233#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)
9234#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk
9235#define I2C_CR1_SBC_Pos (16U)
9236#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)
9237#define I2C_CR1_SBC I2C_CR1_SBC_Msk
9238#define I2C_CR1_NOSTRETCH_Pos (17U)
9239#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
9240#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
9241#define I2C_CR1_WUPEN_Pos (18U)
9242#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos)
9243#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk
9244#define I2C_CR1_GCEN_Pos (19U)
9245#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)
9246#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk
9247#define I2C_CR1_SMBHEN_Pos (20U)
9248#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)
9249#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk
9250#define I2C_CR1_SMBDEN_Pos (21U)
9251#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)
9252#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk
9253#define I2C_CR1_ALERTEN_Pos (22U)
9254#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)
9255#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk
9256#define I2C_CR1_PECEN_Pos (23U)
9257#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)
9258#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk
9260/****************** Bit definition for I2C_CR2 register ********************/
9261#define I2C_CR2_SADD_Pos (0U)
9262#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)
9263#define I2C_CR2_SADD I2C_CR2_SADD_Msk
9264#define I2C_CR2_RD_WRN_Pos (10U)
9265#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)
9266#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk
9267#define I2C_CR2_ADD10_Pos (11U)
9268#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)
9269#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk
9270#define I2C_CR2_HEAD10R_Pos (12U)
9271#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)
9272#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk
9273#define I2C_CR2_START_Pos (13U)
9274#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)
9275#define I2C_CR2_START I2C_CR2_START_Msk
9276#define I2C_CR2_STOP_Pos (14U)
9277#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)
9278#define I2C_CR2_STOP I2C_CR2_STOP_Msk
9279#define I2C_CR2_NACK_Pos (15U)
9280#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)
9281#define I2C_CR2_NACK I2C_CR2_NACK_Msk
9282#define I2C_CR2_NBYTES_Pos (16U)
9283#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)
9284#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk
9285#define I2C_CR2_RELOAD_Pos (24U)
9286#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)
9287#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk
9288#define I2C_CR2_AUTOEND_Pos (25U)
9289#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)
9290#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk
9291#define I2C_CR2_PECBYTE_Pos (26U)
9292#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)
9293#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk
9295/******************* Bit definition for I2C_OAR1 register ******************/
9296#define I2C_OAR1_OA1_Pos (0U)
9297#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)
9298#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk
9299#define I2C_OAR1_OA1MODE_Pos (10U)
9300#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)
9301#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk
9302#define I2C_OAR1_OA1EN_Pos (15U)
9303#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)
9304#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk
9306/******************* Bit definition for I2C_OAR2 register ******************/
9307#define I2C_OAR2_OA2_Pos (1U)
9308#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)
9309#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk
9310#define I2C_OAR2_OA2MSK_Pos (8U)
9311#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)
9312#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk
9313#define I2C_OAR2_OA2NOMASK (0x00000000UL)
9314#define I2C_OAR2_OA2MASK01_Pos (8U)
9315#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)
9316#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk
9317#define I2C_OAR2_OA2MASK02_Pos (9U)
9318#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)
9319#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk
9320#define I2C_OAR2_OA2MASK03_Pos (8U)
9321#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)
9322#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk
9323#define I2C_OAR2_OA2MASK04_Pos (10U)
9324#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)
9325#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk
9326#define I2C_OAR2_OA2MASK05_Pos (8U)
9327#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)
9328#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk
9329#define I2C_OAR2_OA2MASK06_Pos (9U)
9330#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)
9331#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk
9332#define I2C_OAR2_OA2MASK07_Pos (8U)
9333#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)
9334#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk
9335#define I2C_OAR2_OA2EN_Pos (15U)
9336#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)
9337#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk
9339/******************* Bit definition for I2C_TIMINGR register *******************/
9340#define I2C_TIMINGR_SCLL_Pos (0U)
9341#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)
9342#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk
9343#define I2C_TIMINGR_SCLH_Pos (8U)
9344#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)
9345#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
9346#define I2C_TIMINGR_SDADEL_Pos (16U)
9347#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)
9348#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk
9349#define I2C_TIMINGR_SCLDEL_Pos (20U)
9350#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
9351#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk
9352#define I2C_TIMINGR_PRESC_Pos (28U)
9353#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)
9354#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk
9356/******************* Bit definition for I2C_TIMEOUTR register *******************/
9357#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
9358#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
9359#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk
9360#define I2C_TIMEOUTR_TIDLE_Pos (12U)
9361#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
9362#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk
9363#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
9364#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
9365#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk
9366#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
9367#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
9368#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk
9369#define I2C_TIMEOUTR_TEXTEN_Pos (31U)
9370#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
9371#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk
9373/****************** Bit definition for I2C_ISR register *********************/
9374#define I2C_ISR_TXE_Pos (0U)
9375#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)
9376#define I2C_ISR_TXE I2C_ISR_TXE_Msk
9377#define I2C_ISR_TXIS_Pos (1U)
9378#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)
9379#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk
9380#define I2C_ISR_RXNE_Pos (2U)
9381#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)
9382#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk
9383#define I2C_ISR_ADDR_Pos (3U)
9384#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)
9385#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk
9386#define I2C_ISR_NACKF_Pos (4U)
9387#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)
9388#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk
9389#define I2C_ISR_STOPF_Pos (5U)
9390#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)
9391#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk
9392#define I2C_ISR_TC_Pos (6U)
9393#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)
9394#define I2C_ISR_TC I2C_ISR_TC_Msk
9395#define I2C_ISR_TCR_Pos (7U)
9396#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)
9397#define I2C_ISR_TCR I2C_ISR_TCR_Msk
9398#define I2C_ISR_BERR_Pos (8U)
9399#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)
9400#define I2C_ISR_BERR I2C_ISR_BERR_Msk
9401#define I2C_ISR_ARLO_Pos (9U)
9402#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)
9403#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk
9404#define I2C_ISR_OVR_Pos (10U)
9405#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)
9406#define I2C_ISR_OVR I2C_ISR_OVR_Msk
9407#define I2C_ISR_PECERR_Pos (11U)
9408#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)
9409#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk
9410#define I2C_ISR_TIMEOUT_Pos (12U)
9411#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)
9412#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk
9413#define I2C_ISR_ALERT_Pos (13U)
9414#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)
9415#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk
9416#define I2C_ISR_BUSY_Pos (15U)
9417#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)
9418#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk
9419#define I2C_ISR_DIR_Pos (16U)
9420#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)
9421#define I2C_ISR_DIR I2C_ISR_DIR_Msk
9422#define I2C_ISR_ADDCODE_Pos (17U)
9423#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)
9424#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk
9426/****************** Bit definition for I2C_ICR register *********************/
9427#define I2C_ICR_ADDRCF_Pos (3U)
9428#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)
9429#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk
9430#define I2C_ICR_NACKCF_Pos (4U)
9431#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)
9432#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk
9433#define I2C_ICR_STOPCF_Pos (5U)
9434#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)
9435#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk
9436#define I2C_ICR_BERRCF_Pos (8U)
9437#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)
9438#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk
9439#define I2C_ICR_ARLOCF_Pos (9U)
9440#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)
9441#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk
9442#define I2C_ICR_OVRCF_Pos (10U)
9443#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)
9444#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk
9445#define I2C_ICR_PECCF_Pos (11U)
9446#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)
9447#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk
9448#define I2C_ICR_TIMOUTCF_Pos (12U)
9449#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)
9450#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk
9451#define I2C_ICR_ALERTCF_Pos (13U)
9452#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)
9453#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk
9455/****************** Bit definition for I2C_PECR register *********************/
9456#define I2C_PECR_PEC_Pos (0U)
9457#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)
9458#define I2C_PECR_PEC I2C_PECR_PEC_Msk
9460/****************** Bit definition for I2C_RXDR register *********************/
9461#define I2C_RXDR_RXDATA_Pos (0U)
9462#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)
9463#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk
9465/****************** Bit definition for I2C_TXDR register *********************/
9466#define I2C_TXDR_TXDATA_Pos (0U)
9467#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)
9468#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk
9470/******************************************************************************/
9471/* */
9472/* Independent WATCHDOG */
9473/* */
9474/******************************************************************************/
9475/******************* Bit definition for IWDG_KR register ********************/
9476#define IWDG_KR_KEY_Pos (0U)
9477#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
9478#define IWDG_KR_KEY IWDG_KR_KEY_Msk
9480/******************* Bit definition for IWDG_PR register ********************/
9481#define IWDG_PR_PR_Pos (0U)
9482#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
9483#define IWDG_PR_PR IWDG_PR_PR_Msk
9484#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
9485#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
9486#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
9488/******************* Bit definition for IWDG_RLR register *******************/
9489#define IWDG_RLR_RL_Pos (0U)
9490#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
9491#define IWDG_RLR_RL IWDG_RLR_RL_Msk
9493/******************* Bit definition for IWDG_SR register ********************/
9494#define IWDG_SR_PVU_Pos (0U)
9495#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
9496#define IWDG_SR_PVU IWDG_SR_PVU_Msk
9497#define IWDG_SR_RVU_Pos (1U)
9498#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
9499#define IWDG_SR_RVU IWDG_SR_RVU_Msk
9500#define IWDG_SR_WVU_Pos (2U)
9501#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)
9502#define IWDG_SR_WVU IWDG_SR_WVU_Msk
9504/******************* Bit definition for IWDG_KR register ********************/
9505#define IWDG_WINR_WIN_Pos (0U)
9506#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)
9507#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk
9509/******************************************************************************/
9510/* */
9511/* Firewall */
9512/* */
9513/******************************************************************************/
9514
9515/*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */
9516#define FW_CSSA_ADD_Pos (8U)
9517#define FW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos)
9518#define FW_CSSA_ADD FW_CSSA_ADD_Msk
9519#define FW_CSL_LENG_Pos (8U)
9520#define FW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos)
9521#define FW_CSL_LENG FW_CSL_LENG_Msk
9522#define FW_NVDSSA_ADD_Pos (8U)
9523#define FW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos)
9524#define FW_NVDSSA_ADD FW_NVDSSA_ADD_Msk
9525#define FW_NVDSL_LENG_Pos (8U)
9526#define FW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos)
9527#define FW_NVDSL_LENG FW_NVDSL_LENG_Msk
9528#define FW_VDSSA_ADD_Pos (6U)
9529#define FW_VDSSA_ADD_Msk (0x7FFUL << FW_VDSSA_ADD_Pos)
9530#define FW_VDSSA_ADD FW_VDSSA_ADD_Msk
9531#define FW_VDSL_LENG_Pos (6U)
9532#define FW_VDSL_LENG_Msk (0x7FFUL << FW_VDSL_LENG_Pos)
9533#define FW_VDSL_LENG FW_VDSL_LENG_Msk
9535/**************************Bit definition for CR register *********************/
9536#define FW_CR_FPA_Pos (0U)
9537#define FW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos)
9538#define FW_CR_FPA FW_CR_FPA_Msk
9539#define FW_CR_VDS_Pos (1U)
9540#define FW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos)
9541#define FW_CR_VDS FW_CR_VDS_Msk
9542#define FW_CR_VDE_Pos (2U)
9543#define FW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos)
9544#define FW_CR_VDE FW_CR_VDE_Msk
9546/******************************************************************************/
9547/* */
9548/* Power Control */
9549/* */
9550/******************************************************************************/
9551
9552/******************** Bit definition for PWR_CR1 register ********************/
9553
9554#define PWR_CR1_LPR_Pos (14U)
9555#define PWR_CR1_LPR_Msk (0x1UL << PWR_CR1_LPR_Pos)
9556#define PWR_CR1_LPR PWR_CR1_LPR_Msk
9557#define PWR_CR1_VOS_Pos (9U)
9558#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)
9559#define PWR_CR1_VOS PWR_CR1_VOS_Msk
9560#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)
9561#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)
9562#define PWR_CR1_DBP_Pos (8U)
9563#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)
9564#define PWR_CR1_DBP PWR_CR1_DBP_Msk
9565#define PWR_CR1_LPMS_Pos (0U)
9566#define PWR_CR1_LPMS_Msk (0x7UL << PWR_CR1_LPMS_Pos)
9567#define PWR_CR1_LPMS PWR_CR1_LPMS_Msk
9568#define PWR_CR1_LPMS_STOP0 (0x00000000UL)
9569#define PWR_CR1_LPMS_STOP1_Pos (0U)
9570#define PWR_CR1_LPMS_STOP1_Msk (0x1UL << PWR_CR1_LPMS_STOP1_Pos)
9571#define PWR_CR1_LPMS_STOP1 PWR_CR1_LPMS_STOP1_Msk
9572#define PWR_CR1_LPMS_STOP2_Pos (1U)
9573#define PWR_CR1_LPMS_STOP2_Msk (0x1UL << PWR_CR1_LPMS_STOP2_Pos)
9574#define PWR_CR1_LPMS_STOP2 PWR_CR1_LPMS_STOP2_Msk
9575#define PWR_CR1_LPMS_STANDBY_Pos (0U)
9576#define PWR_CR1_LPMS_STANDBY_Msk (0x3UL << PWR_CR1_LPMS_STANDBY_Pos)
9577#define PWR_CR1_LPMS_STANDBY PWR_CR1_LPMS_STANDBY_Msk
9578#define PWR_CR1_LPMS_SHUTDOWN_Pos (2U)
9579#define PWR_CR1_LPMS_SHUTDOWN_Msk (0x1UL << PWR_CR1_LPMS_SHUTDOWN_Pos)
9580#define PWR_CR1_LPMS_SHUTDOWN PWR_CR1_LPMS_SHUTDOWN_Msk
9583/******************** Bit definition for PWR_CR2 register ********************/
9584#define PWR_CR2_USV_Pos (10U)
9585#define PWR_CR2_USV_Msk (0x1UL << PWR_CR2_USV_Pos)
9586#define PWR_CR2_USV PWR_CR2_USV_Msk
9587#define PWR_CR2_IOSV_Pos (9U)
9588#define PWR_CR2_IOSV_Msk (0x1UL << PWR_CR2_IOSV_Pos)
9589#define PWR_CR2_IOSV PWR_CR2_IOSV_Msk
9591#define PWR_CR2_PVME_Pos (4U)
9592#define PWR_CR2_PVME_Msk (0xFUL << PWR_CR2_PVME_Pos)
9593#define PWR_CR2_PVME PWR_CR2_PVME_Msk
9594#define PWR_CR2_PVME4_Pos (7U)
9595#define PWR_CR2_PVME4_Msk (0x1UL << PWR_CR2_PVME4_Pos)
9596#define PWR_CR2_PVME4 PWR_CR2_PVME4_Msk
9597#define PWR_CR2_PVME3_Pos (6U)
9598#define PWR_CR2_PVME3_Msk (0x1UL << PWR_CR2_PVME3_Pos)
9599#define PWR_CR2_PVME3 PWR_CR2_PVME3_Msk
9600#define PWR_CR2_PVME2_Pos (5U)
9601#define PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos)
9602#define PWR_CR2_PVME2 PWR_CR2_PVME2_Msk
9603#define PWR_CR2_PVME1_Pos (4U)
9604#define PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos)
9605#define PWR_CR2_PVME1 PWR_CR2_PVME1_Msk
9607#define PWR_CR2_PLS_Pos (1U)
9608#define PWR_CR2_PLS_Msk (0x7UL << PWR_CR2_PLS_Pos)
9609#define PWR_CR2_PLS PWR_CR2_PLS_Msk
9610#define PWR_CR2_PLS_LEV0 (0x00000000UL)
9611#define PWR_CR2_PLS_LEV1_Pos (1U)
9612#define PWR_CR2_PLS_LEV1_Msk (0x1UL << PWR_CR2_PLS_LEV1_Pos)
9613#define PWR_CR2_PLS_LEV1 PWR_CR2_PLS_LEV1_Msk
9614#define PWR_CR2_PLS_LEV2_Pos (2U)
9615#define PWR_CR2_PLS_LEV2_Msk (0x1UL << PWR_CR2_PLS_LEV2_Pos)
9616#define PWR_CR2_PLS_LEV2 PWR_CR2_PLS_LEV2_Msk
9617#define PWR_CR2_PLS_LEV3_Pos (1U)
9618#define PWR_CR2_PLS_LEV3_Msk (0x3UL << PWR_CR2_PLS_LEV3_Pos)
9619#define PWR_CR2_PLS_LEV3 PWR_CR2_PLS_LEV3_Msk
9620#define PWR_CR2_PLS_LEV4_Pos (3U)
9621#define PWR_CR2_PLS_LEV4_Msk (0x1UL << PWR_CR2_PLS_LEV4_Pos)
9622#define PWR_CR2_PLS_LEV4 PWR_CR2_PLS_LEV4_Msk
9623#define PWR_CR2_PLS_LEV5_Pos (1U)
9624#define PWR_CR2_PLS_LEV5_Msk (0x5UL << PWR_CR2_PLS_LEV5_Pos)
9625#define PWR_CR2_PLS_LEV5 PWR_CR2_PLS_LEV5_Msk
9626#define PWR_CR2_PLS_LEV6_Pos (2U)
9627#define PWR_CR2_PLS_LEV6_Msk (0x3UL << PWR_CR2_PLS_LEV6_Pos)
9628#define PWR_CR2_PLS_LEV6 PWR_CR2_PLS_LEV6_Msk
9629#define PWR_CR2_PLS_LEV7_Pos (1U)
9630#define PWR_CR2_PLS_LEV7_Msk (0x7UL << PWR_CR2_PLS_LEV7_Pos)
9631#define PWR_CR2_PLS_LEV7 PWR_CR2_PLS_LEV7_Msk
9632#define PWR_CR2_PVDE_Pos (0U)
9633#define PWR_CR2_PVDE_Msk (0x1UL << PWR_CR2_PVDE_Pos)
9634#define PWR_CR2_PVDE PWR_CR2_PVDE_Msk
9636/******************** Bit definition for PWR_CR3 register ********************/
9637#define PWR_CR3_EIWUL_Pos (15U)
9638#define PWR_CR3_EIWUL_Msk (0x1UL << PWR_CR3_EIWUL_Pos)
9639#define PWR_CR3_EIWUL PWR_CR3_EIWUL_Msk
9640#define PWR_CR3_APC_Pos (10U)
9641#define PWR_CR3_APC_Msk (0x1UL << PWR_CR3_APC_Pos)
9642#define PWR_CR3_APC PWR_CR3_APC_Msk
9643#define PWR_CR3_RRS_Pos (8U)
9644#define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos)
9645#define PWR_CR3_RRS PWR_CR3_RRS_Msk
9646#define PWR_CR3_EWUP5_Pos (4U)
9647#define PWR_CR3_EWUP5_Msk (0x1UL << PWR_CR3_EWUP5_Pos)
9648#define PWR_CR3_EWUP5 PWR_CR3_EWUP5_Msk
9649#define PWR_CR3_EWUP4_Pos (3U)
9650#define PWR_CR3_EWUP4_Msk (0x1UL << PWR_CR3_EWUP4_Pos)
9651#define PWR_CR3_EWUP4 PWR_CR3_EWUP4_Msk
9652#define PWR_CR3_EWUP3_Pos (2U)
9653#define PWR_CR3_EWUP3_Msk (0x1UL << PWR_CR3_EWUP3_Pos)
9654#define PWR_CR3_EWUP3 PWR_CR3_EWUP3_Msk
9655#define PWR_CR3_EWUP2_Pos (1U)
9656#define PWR_CR3_EWUP2_Msk (0x1UL << PWR_CR3_EWUP2_Pos)
9657#define PWR_CR3_EWUP2 PWR_CR3_EWUP2_Msk
9658#define PWR_CR3_EWUP1_Pos (0U)
9659#define PWR_CR3_EWUP1_Msk (0x1UL << PWR_CR3_EWUP1_Pos)
9660#define PWR_CR3_EWUP1 PWR_CR3_EWUP1_Msk
9661#define PWR_CR3_EWUP_Pos (0U)
9662#define PWR_CR3_EWUP_Msk (0x1FUL << PWR_CR3_EWUP_Pos)
9663#define PWR_CR3_EWUP PWR_CR3_EWUP_Msk
9665/* Legacy defines */
9666#define PWR_CR3_EIWF_Pos PWR_CR3_EIWUL_Pos
9667#define PWR_CR3_EIWF_Msk PWR_CR3_EIWUL_Msk
9668#define PWR_CR3_EIWF PWR_CR3_EIWUL
9669
9670
9671/******************** Bit definition for PWR_CR4 register ********************/
9672#define PWR_CR4_VBRS_Pos (9U)
9673#define PWR_CR4_VBRS_Msk (0x1UL << PWR_CR4_VBRS_Pos)
9674#define PWR_CR4_VBRS PWR_CR4_VBRS_Msk
9675#define PWR_CR4_VBE_Pos (8U)
9676#define PWR_CR4_VBE_Msk (0x1UL << PWR_CR4_VBE_Pos)
9677#define PWR_CR4_VBE PWR_CR4_VBE_Msk
9678#define PWR_CR4_WP5_Pos (4U)
9679#define PWR_CR4_WP5_Msk (0x1UL << PWR_CR4_WP5_Pos)
9680#define PWR_CR4_WP5 PWR_CR4_WP5_Msk
9681#define PWR_CR4_WP4_Pos (3U)
9682#define PWR_CR4_WP4_Msk (0x1UL << PWR_CR4_WP4_Pos)
9683#define PWR_CR4_WP4 PWR_CR4_WP4_Msk
9684#define PWR_CR4_WP3_Pos (2U)
9685#define PWR_CR4_WP3_Msk (0x1UL << PWR_CR4_WP3_Pos)
9686#define PWR_CR4_WP3 PWR_CR4_WP3_Msk
9687#define PWR_CR4_WP2_Pos (1U)
9688#define PWR_CR4_WP2_Msk (0x1UL << PWR_CR4_WP2_Pos)
9689#define PWR_CR4_WP2 PWR_CR4_WP2_Msk
9690#define PWR_CR4_WP1_Pos (0U)
9691#define PWR_CR4_WP1_Msk (0x1UL << PWR_CR4_WP1_Pos)
9692#define PWR_CR4_WP1 PWR_CR4_WP1_Msk
9694/******************** Bit definition for PWR_SR1 register ********************/
9695#define PWR_SR1_WUFI_Pos (15U)
9696#define PWR_SR1_WUFI_Msk (0x1UL << PWR_SR1_WUFI_Pos)
9697#define PWR_SR1_WUFI PWR_SR1_WUFI_Msk
9698#define PWR_SR1_SBF_Pos (8U)
9699#define PWR_SR1_SBF_Msk (0x1UL << PWR_SR1_SBF_Pos)
9700#define PWR_SR1_SBF PWR_SR1_SBF_Msk
9701#define PWR_SR1_WUF_Pos (0U)
9702#define PWR_SR1_WUF_Msk (0x1FUL << PWR_SR1_WUF_Pos)
9703#define PWR_SR1_WUF PWR_SR1_WUF_Msk
9704#define PWR_SR1_WUF5_Pos (4U)
9705#define PWR_SR1_WUF5_Msk (0x1UL << PWR_SR1_WUF5_Pos)
9706#define PWR_SR1_WUF5 PWR_SR1_WUF5_Msk
9707#define PWR_SR1_WUF4_Pos (3U)
9708#define PWR_SR1_WUF4_Msk (0x1UL << PWR_SR1_WUF4_Pos)
9709#define PWR_SR1_WUF4 PWR_SR1_WUF4_Msk
9710#define PWR_SR1_WUF3_Pos (2U)
9711#define PWR_SR1_WUF3_Msk (0x1UL << PWR_SR1_WUF3_Pos)
9712#define PWR_SR1_WUF3 PWR_SR1_WUF3_Msk
9713#define PWR_SR1_WUF2_Pos (1U)
9714#define PWR_SR1_WUF2_Msk (0x1UL << PWR_SR1_WUF2_Pos)
9715#define PWR_SR1_WUF2 PWR_SR1_WUF2_Msk
9716#define PWR_SR1_WUF1_Pos (0U)
9717#define PWR_SR1_WUF1_Msk (0x1UL << PWR_SR1_WUF1_Pos)
9718#define PWR_SR1_WUF1 PWR_SR1_WUF1_Msk
9720/******************** Bit definition for PWR_SR2 register ********************/
9721#define PWR_SR2_PVMO4_Pos (15U)
9722#define PWR_SR2_PVMO4_Msk (0x1UL << PWR_SR2_PVMO4_Pos)
9723#define PWR_SR2_PVMO4 PWR_SR2_PVMO4_Msk
9724#define PWR_SR2_PVMO3_Pos (14U)
9725#define PWR_SR2_PVMO3_Msk (0x1UL << PWR_SR2_PVMO3_Pos)
9726#define PWR_SR2_PVMO3 PWR_SR2_PVMO3_Msk
9727#define PWR_SR2_PVMO2_Pos (13U)
9728#define PWR_SR2_PVMO2_Msk (0x1UL << PWR_SR2_PVMO2_Pos)
9729#define PWR_SR2_PVMO2 PWR_SR2_PVMO2_Msk
9730#define PWR_SR2_PVMO1_Pos (12U)
9731#define PWR_SR2_PVMO1_Msk (0x1UL << PWR_SR2_PVMO1_Pos)
9732#define PWR_SR2_PVMO1 PWR_SR2_PVMO1_Msk
9733#define PWR_SR2_PVDO_Pos (11U)
9734#define PWR_SR2_PVDO_Msk (0x1UL << PWR_SR2_PVDO_Pos)
9735#define PWR_SR2_PVDO PWR_SR2_PVDO_Msk
9736#define PWR_SR2_VOSF_Pos (10U)
9737#define PWR_SR2_VOSF_Msk (0x1UL << PWR_SR2_VOSF_Pos)
9738#define PWR_SR2_VOSF PWR_SR2_VOSF_Msk
9739#define PWR_SR2_REGLPF_Pos (9U)
9740#define PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos)
9741#define PWR_SR2_REGLPF PWR_SR2_REGLPF_Msk
9742#define PWR_SR2_REGLPS_Pos (8U)
9743#define PWR_SR2_REGLPS_Msk (0x1UL << PWR_SR2_REGLPS_Pos)
9744#define PWR_SR2_REGLPS PWR_SR2_REGLPS_Msk
9746/******************** Bit definition for PWR_SCR register ********************/
9747#define PWR_SCR_CSBF_Pos (8U)
9748#define PWR_SCR_CSBF_Msk (0x1UL << PWR_SCR_CSBF_Pos)
9749#define PWR_SCR_CSBF PWR_SCR_CSBF_Msk
9750#define PWR_SCR_CWUF_Pos (0U)
9751#define PWR_SCR_CWUF_Msk (0x1FUL << PWR_SCR_CWUF_Pos)
9752#define PWR_SCR_CWUF PWR_SCR_CWUF_Msk
9753#define PWR_SCR_CWUF5_Pos (4U)
9754#define PWR_SCR_CWUF5_Msk (0x1UL << PWR_SCR_CWUF5_Pos)
9755#define PWR_SCR_CWUF5 PWR_SCR_CWUF5_Msk
9756#define PWR_SCR_CWUF4_Pos (3U)
9757#define PWR_SCR_CWUF4_Msk (0x1UL << PWR_SCR_CWUF4_Pos)
9758#define PWR_SCR_CWUF4 PWR_SCR_CWUF4_Msk
9759#define PWR_SCR_CWUF3_Pos (2U)
9760#define PWR_SCR_CWUF3_Msk (0x1UL << PWR_SCR_CWUF3_Pos)
9761#define PWR_SCR_CWUF3 PWR_SCR_CWUF3_Msk
9762#define PWR_SCR_CWUF2_Pos (1U)
9763#define PWR_SCR_CWUF2_Msk (0x1UL << PWR_SCR_CWUF2_Pos)
9764#define PWR_SCR_CWUF2 PWR_SCR_CWUF2_Msk
9765#define PWR_SCR_CWUF1_Pos (0U)
9766#define PWR_SCR_CWUF1_Msk (0x1UL << PWR_SCR_CWUF1_Pos)
9767#define PWR_SCR_CWUF1 PWR_SCR_CWUF1_Msk
9769/******************** Bit definition for PWR_PUCRA register ********************/
9770#define PWR_PUCRA_PA15_Pos (15U)
9771#define PWR_PUCRA_PA15_Msk (0x1UL << PWR_PUCRA_PA15_Pos)
9772#define PWR_PUCRA_PA15 PWR_PUCRA_PA15_Msk
9773#define PWR_PUCRA_PA13_Pos (13U)
9774#define PWR_PUCRA_PA13_Msk (0x1UL << PWR_PUCRA_PA13_Pos)
9775#define PWR_PUCRA_PA13 PWR_PUCRA_PA13_Msk
9776#define PWR_PUCRA_PA12_Pos (12U)
9777#define PWR_PUCRA_PA12_Msk (0x1UL << PWR_PUCRA_PA12_Pos)
9778#define PWR_PUCRA_PA12 PWR_PUCRA_PA12_Msk
9779#define PWR_PUCRA_PA11_Pos (11U)
9780#define PWR_PUCRA_PA11_Msk (0x1UL << PWR_PUCRA_PA11_Pos)
9781#define PWR_PUCRA_PA11 PWR_PUCRA_PA11_Msk
9782#define PWR_PUCRA_PA10_Pos (10U)
9783#define PWR_PUCRA_PA10_Msk (0x1UL << PWR_PUCRA_PA10_Pos)
9784#define PWR_PUCRA_PA10 PWR_PUCRA_PA10_Msk
9785#define PWR_PUCRA_PA9_Pos (9U)
9786#define PWR_PUCRA_PA9_Msk (0x1UL << PWR_PUCRA_PA9_Pos)
9787#define PWR_PUCRA_PA9 PWR_PUCRA_PA9_Msk
9788#define PWR_PUCRA_PA8_Pos (8U)
9789#define PWR_PUCRA_PA8_Msk (0x1UL << PWR_PUCRA_PA8_Pos)
9790#define PWR_PUCRA_PA8 PWR_PUCRA_PA8_Msk
9791#define PWR_PUCRA_PA7_Pos (7U)
9792#define PWR_PUCRA_PA7_Msk (0x1UL << PWR_PUCRA_PA7_Pos)
9793#define PWR_PUCRA_PA7 PWR_PUCRA_PA7_Msk
9794#define PWR_PUCRA_PA6_Pos (6U)
9795#define PWR_PUCRA_PA6_Msk (0x1UL << PWR_PUCRA_PA6_Pos)
9796#define PWR_PUCRA_PA6 PWR_PUCRA_PA6_Msk
9797#define PWR_PUCRA_PA5_Pos (5U)
9798#define PWR_PUCRA_PA5_Msk (0x1UL << PWR_PUCRA_PA5_Pos)
9799#define PWR_PUCRA_PA5 PWR_PUCRA_PA5_Msk
9800#define PWR_PUCRA_PA4_Pos (4U)
9801#define PWR_PUCRA_PA4_Msk (0x1UL << PWR_PUCRA_PA4_Pos)
9802#define PWR_PUCRA_PA4 PWR_PUCRA_PA4_Msk
9803#define PWR_PUCRA_PA3_Pos (3U)
9804#define PWR_PUCRA_PA3_Msk (0x1UL << PWR_PUCRA_PA3_Pos)
9805#define PWR_PUCRA_PA3 PWR_PUCRA_PA3_Msk
9806#define PWR_PUCRA_PA2_Pos (2U)
9807#define PWR_PUCRA_PA2_Msk (0x1UL << PWR_PUCRA_PA2_Pos)
9808#define PWR_PUCRA_PA2 PWR_PUCRA_PA2_Msk
9809#define PWR_PUCRA_PA1_Pos (1U)
9810#define PWR_PUCRA_PA1_Msk (0x1UL << PWR_PUCRA_PA1_Pos)
9811#define PWR_PUCRA_PA1 PWR_PUCRA_PA1_Msk
9812#define PWR_PUCRA_PA0_Pos (0U)
9813#define PWR_PUCRA_PA0_Msk (0x1UL << PWR_PUCRA_PA0_Pos)
9814#define PWR_PUCRA_PA0 PWR_PUCRA_PA0_Msk
9816/******************** Bit definition for PWR_PDCRA register ********************/
9817#define PWR_PDCRA_PA14_Pos (14U)
9818#define PWR_PDCRA_PA14_Msk (0x1UL << PWR_PDCRA_PA14_Pos)
9819#define PWR_PDCRA_PA14 PWR_PDCRA_PA14_Msk
9820#define PWR_PDCRA_PA12_Pos (12U)
9821#define PWR_PDCRA_PA12_Msk (0x1UL << PWR_PDCRA_PA12_Pos)
9822#define PWR_PDCRA_PA12 PWR_PDCRA_PA12_Msk
9823#define PWR_PDCRA_PA11_Pos (11U)
9824#define PWR_PDCRA_PA11_Msk (0x1UL << PWR_PDCRA_PA11_Pos)
9825#define PWR_PDCRA_PA11 PWR_PDCRA_PA11_Msk
9826#define PWR_PDCRA_PA10_Pos (10U)
9827#define PWR_PDCRA_PA10_Msk (0x1UL << PWR_PDCRA_PA10_Pos)
9828#define PWR_PDCRA_PA10 PWR_PDCRA_PA10_Msk
9829#define PWR_PDCRA_PA9_Pos (9U)
9830#define PWR_PDCRA_PA9_Msk (0x1UL << PWR_PDCRA_PA9_Pos)
9831#define PWR_PDCRA_PA9 PWR_PDCRA_PA9_Msk
9832#define PWR_PDCRA_PA8_Pos (8U)
9833#define PWR_PDCRA_PA8_Msk (0x1UL << PWR_PDCRA_PA8_Pos)
9834#define PWR_PDCRA_PA8 PWR_PDCRA_PA8_Msk
9835#define PWR_PDCRA_PA7_Pos (7U)
9836#define PWR_PDCRA_PA7_Msk (0x1UL << PWR_PDCRA_PA7_Pos)
9837#define PWR_PDCRA_PA7 PWR_PDCRA_PA7_Msk
9838#define PWR_PDCRA_PA6_Pos (6U)
9839#define PWR_PDCRA_PA6_Msk (0x1UL << PWR_PDCRA_PA6_Pos)
9840#define PWR_PDCRA_PA6 PWR_PDCRA_PA6_Msk
9841#define PWR_PDCRA_PA5_Pos (5U)
9842#define PWR_PDCRA_PA5_Msk (0x1UL << PWR_PDCRA_PA5_Pos)
9843#define PWR_PDCRA_PA5 PWR_PDCRA_PA5_Msk
9844#define PWR_PDCRA_PA4_Pos (4U)
9845#define PWR_PDCRA_PA4_Msk (0x1UL << PWR_PDCRA_PA4_Pos)
9846#define PWR_PDCRA_PA4 PWR_PDCRA_PA4_Msk
9847#define PWR_PDCRA_PA3_Pos (3U)
9848#define PWR_PDCRA_PA3_Msk (0x1UL << PWR_PDCRA_PA3_Pos)
9849#define PWR_PDCRA_PA3 PWR_PDCRA_PA3_Msk
9850#define PWR_PDCRA_PA2_Pos (2U)
9851#define PWR_PDCRA_PA2_Msk (0x1UL << PWR_PDCRA_PA2_Pos)
9852#define PWR_PDCRA_PA2 PWR_PDCRA_PA2_Msk
9853#define PWR_PDCRA_PA1_Pos (1U)
9854#define PWR_PDCRA_PA1_Msk (0x1UL << PWR_PDCRA_PA1_Pos)
9855#define PWR_PDCRA_PA1 PWR_PDCRA_PA1_Msk
9856#define PWR_PDCRA_PA0_Pos (0U)
9857#define PWR_PDCRA_PA0_Msk (0x1UL << PWR_PDCRA_PA0_Pos)
9858#define PWR_PDCRA_PA0 PWR_PDCRA_PA0_Msk
9860/******************** Bit definition for PWR_PUCRB register ********************/
9861#define PWR_PUCRB_PB15_Pos (15U)
9862#define PWR_PUCRB_PB15_Msk (0x1UL << PWR_PUCRB_PB15_Pos)
9863#define PWR_PUCRB_PB15 PWR_PUCRB_PB15_Msk
9864#define PWR_PUCRB_PB14_Pos (14U)
9865#define PWR_PUCRB_PB14_Msk (0x1UL << PWR_PUCRB_PB14_Pos)
9866#define PWR_PUCRB_PB14 PWR_PUCRB_PB14_Msk
9867#define PWR_PUCRB_PB13_Pos (13U)
9868#define PWR_PUCRB_PB13_Msk (0x1UL << PWR_PUCRB_PB13_Pos)
9869#define PWR_PUCRB_PB13 PWR_PUCRB_PB13_Msk
9870#define PWR_PUCRB_PB12_Pos (12U)
9871#define PWR_PUCRB_PB12_Msk (0x1UL << PWR_PUCRB_PB12_Pos)
9872#define PWR_PUCRB_PB12 PWR_PUCRB_PB12_Msk
9873#define PWR_PUCRB_PB11_Pos (11U)
9874#define PWR_PUCRB_PB11_Msk (0x1UL << PWR_PUCRB_PB11_Pos)
9875#define PWR_PUCRB_PB11 PWR_PUCRB_PB11_Msk
9876#define PWR_PUCRB_PB10_Pos (10U)
9877#define PWR_PUCRB_PB10_Msk (0x1UL << PWR_PUCRB_PB10_Pos)
9878#define PWR_PUCRB_PB10 PWR_PUCRB_PB10_Msk
9879#define PWR_PUCRB_PB9_Pos (9U)
9880#define PWR_PUCRB_PB9_Msk (0x1UL << PWR_PUCRB_PB9_Pos)
9881#define PWR_PUCRB_PB9 PWR_PUCRB_PB9_Msk
9882#define PWR_PUCRB_PB8_Pos (8U)
9883#define PWR_PUCRB_PB8_Msk (0x1UL << PWR_PUCRB_PB8_Pos)
9884#define PWR_PUCRB_PB8 PWR_PUCRB_PB8_Msk
9885#define PWR_PUCRB_PB7_Pos (7U)
9886#define PWR_PUCRB_PB7_Msk (0x1UL << PWR_PUCRB_PB7_Pos)
9887#define PWR_PUCRB_PB7 PWR_PUCRB_PB7_Msk
9888#define PWR_PUCRB_PB6_Pos (6U)
9889#define PWR_PUCRB_PB6_Msk (0x1UL << PWR_PUCRB_PB6_Pos)
9890#define PWR_PUCRB_PB6 PWR_PUCRB_PB6_Msk
9891#define PWR_PUCRB_PB5_Pos (5U)
9892#define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos)
9893#define PWR_PUCRB_PB5 PWR_PUCRB_PB5_Msk
9894#define PWR_PUCRB_PB4_Pos (4U)
9895#define PWR_PUCRB_PB4_Msk (0x1UL << PWR_PUCRB_PB4_Pos)
9896#define PWR_PUCRB_PB4 PWR_PUCRB_PB4_Msk
9897#define PWR_PUCRB_PB3_Pos (3U)
9898#define PWR_PUCRB_PB3_Msk (0x1UL << PWR_PUCRB_PB3_Pos)
9899#define PWR_PUCRB_PB3 PWR_PUCRB_PB3_Msk
9900#define PWR_PUCRB_PB2_Pos (2U)
9901#define PWR_PUCRB_PB2_Msk (0x1UL << PWR_PUCRB_PB2_Pos)
9902#define PWR_PUCRB_PB2 PWR_PUCRB_PB2_Msk
9903#define PWR_PUCRB_PB1_Pos (1U)
9904#define PWR_PUCRB_PB1_Msk (0x1UL << PWR_PUCRB_PB1_Pos)
9905#define PWR_PUCRB_PB1 PWR_PUCRB_PB1_Msk
9906#define PWR_PUCRB_PB0_Pos (0U)
9907#define PWR_PUCRB_PB0_Msk (0x1UL << PWR_PUCRB_PB0_Pos)
9908#define PWR_PUCRB_PB0 PWR_PUCRB_PB0_Msk
9910/******************** Bit definition for PWR_PDCRB register ********************/
9911#define PWR_PDCRB_PB15_Pos (15U)
9912#define PWR_PDCRB_PB15_Msk (0x1UL << PWR_PDCRB_PB15_Pos)
9913#define PWR_PDCRB_PB15 PWR_PDCRB_PB15_Msk
9914#define PWR_PDCRB_PB14_Pos (14U)
9915#define PWR_PDCRB_PB14_Msk (0x1UL << PWR_PDCRB_PB14_Pos)
9916#define PWR_PDCRB_PB14 PWR_PDCRB_PB14_Msk
9917#define PWR_PDCRB_PB13_Pos (13U)
9918#define PWR_PDCRB_PB13_Msk (0x1UL << PWR_PDCRB_PB13_Pos)
9919#define PWR_PDCRB_PB13 PWR_PDCRB_PB13_Msk
9920#define PWR_PDCRB_PB12_Pos (12U)
9921#define PWR_PDCRB_PB12_Msk (0x1UL << PWR_PDCRB_PB12_Pos)
9922#define PWR_PDCRB_PB12 PWR_PDCRB_PB12_Msk
9923#define PWR_PDCRB_PB11_Pos (11U)
9924#define PWR_PDCRB_PB11_Msk (0x1UL << PWR_PDCRB_PB11_Pos)
9925#define PWR_PDCRB_PB11 PWR_PDCRB_PB11_Msk
9926#define PWR_PDCRB_PB10_Pos (10U)
9927#define PWR_PDCRB_PB10_Msk (0x1UL << PWR_PDCRB_PB10_Pos)
9928#define PWR_PDCRB_PB10 PWR_PDCRB_PB10_Msk
9929#define PWR_PDCRB_PB9_Pos (9U)
9930#define PWR_PDCRB_PB9_Msk (0x1UL << PWR_PDCRB_PB9_Pos)
9931#define PWR_PDCRB_PB9 PWR_PDCRB_PB9_Msk
9932#define PWR_PDCRB_PB8_Pos (8U)
9933#define PWR_PDCRB_PB8_Msk (0x1UL << PWR_PDCRB_PB8_Pos)
9934#define PWR_PDCRB_PB8 PWR_PDCRB_PB8_Msk
9935#define PWR_PDCRB_PB7_Pos (7U)
9936#define PWR_PDCRB_PB7_Msk (0x1UL << PWR_PDCRB_PB7_Pos)
9937#define PWR_PDCRB_PB7 PWR_PDCRB_PB7_Msk
9938#define PWR_PDCRB_PB6_Pos (6U)
9939#define PWR_PDCRB_PB6_Msk (0x1UL << PWR_PDCRB_PB6_Pos)
9940#define PWR_PDCRB_PB6 PWR_PDCRB_PB6_Msk
9941#define PWR_PDCRB_PB5_Pos (5U)
9942#define PWR_PDCRB_PB5_Msk (0x1UL << PWR_PDCRB_PB5_Pos)
9943#define PWR_PDCRB_PB5 PWR_PDCRB_PB5_Msk
9944#define PWR_PDCRB_PB3_Pos (3U)
9945#define PWR_PDCRB_PB3_Msk (0x1UL << PWR_PDCRB_PB3_Pos)
9946#define PWR_PDCRB_PB3 PWR_PDCRB_PB3_Msk
9947#define PWR_PDCRB_PB2_Pos (2U)
9948#define PWR_PDCRB_PB2_Msk (0x1UL << PWR_PDCRB_PB2_Pos)
9949#define PWR_PDCRB_PB2 PWR_PDCRB_PB2_Msk
9950#define PWR_PDCRB_PB1_Pos (1U)
9951#define PWR_PDCRB_PB1_Msk (0x1UL << PWR_PDCRB_PB1_Pos)
9952#define PWR_PDCRB_PB1 PWR_PDCRB_PB1_Msk
9953#define PWR_PDCRB_PB0_Pos (0U)
9954#define PWR_PDCRB_PB0_Msk (0x1UL << PWR_PDCRB_PB0_Pos)
9955#define PWR_PDCRB_PB0 PWR_PDCRB_PB0_Msk
9957/******************** Bit definition for PWR_PUCRC register ********************/
9958#define PWR_PUCRC_PC15_Pos (15U)
9959#define PWR_PUCRC_PC15_Msk (0x1UL << PWR_PUCRC_PC15_Pos)
9960#define PWR_PUCRC_PC15 PWR_PUCRC_PC15_Msk
9961#define PWR_PUCRC_PC14_Pos (14U)
9962#define PWR_PUCRC_PC14_Msk (0x1UL << PWR_PUCRC_PC14_Pos)
9963#define PWR_PUCRC_PC14 PWR_PUCRC_PC14_Msk
9964#define PWR_PUCRC_PC13_Pos (13U)
9965#define PWR_PUCRC_PC13_Msk (0x1UL << PWR_PUCRC_PC13_Pos)
9966#define PWR_PUCRC_PC13 PWR_PUCRC_PC13_Msk
9967#define PWR_PUCRC_PC12_Pos (12U)
9968#define PWR_PUCRC_PC12_Msk (0x1UL << PWR_PUCRC_PC12_Pos)
9969#define PWR_PUCRC_PC12 PWR_PUCRC_PC12_Msk
9970#define PWR_PUCRC_PC11_Pos (11U)
9971#define PWR_PUCRC_PC11_Msk (0x1UL << PWR_PUCRC_PC11_Pos)
9972#define PWR_PUCRC_PC11 PWR_PUCRC_PC11_Msk
9973#define PWR_PUCRC_PC10_Pos (10U)
9974#define PWR_PUCRC_PC10_Msk (0x1UL << PWR_PUCRC_PC10_Pos)
9975#define PWR_PUCRC_PC10 PWR_PUCRC_PC10_Msk
9976#define PWR_PUCRC_PC9_Pos (9U)
9977#define PWR_PUCRC_PC9_Msk (0x1UL << PWR_PUCRC_PC9_Pos)
9978#define PWR_PUCRC_PC9 PWR_PUCRC_PC9_Msk
9979#define PWR_PUCRC_PC8_Pos (8U)
9980#define PWR_PUCRC_PC8_Msk (0x1UL << PWR_PUCRC_PC8_Pos)
9981#define PWR_PUCRC_PC8 PWR_PUCRC_PC8_Msk
9982#define PWR_PUCRC_PC7_Pos (7U)
9983#define PWR_PUCRC_PC7_Msk (0x1UL << PWR_PUCRC_PC7_Pos)
9984#define PWR_PUCRC_PC7 PWR_PUCRC_PC7_Msk
9985#define PWR_PUCRC_PC6_Pos (6U)
9986#define PWR_PUCRC_PC6_Msk (0x1UL << PWR_PUCRC_PC6_Pos)
9987#define PWR_PUCRC_PC6 PWR_PUCRC_PC6_Msk
9988#define PWR_PUCRC_PC5_Pos (5U)
9989#define PWR_PUCRC_PC5_Msk (0x1UL << PWR_PUCRC_PC5_Pos)
9990#define PWR_PUCRC_PC5 PWR_PUCRC_PC5_Msk
9991#define PWR_PUCRC_PC4_Pos (4U)
9992#define PWR_PUCRC_PC4_Msk (0x1UL << PWR_PUCRC_PC4_Pos)
9993#define PWR_PUCRC_PC4 PWR_PUCRC_PC4_Msk
9994#define PWR_PUCRC_PC3_Pos (3U)
9995#define PWR_PUCRC_PC3_Msk (0x1UL << PWR_PUCRC_PC3_Pos)
9996#define PWR_PUCRC_PC3 PWR_PUCRC_PC3_Msk
9997#define PWR_PUCRC_PC2_Pos (2U)
9998#define PWR_PUCRC_PC2_Msk (0x1UL << PWR_PUCRC_PC2_Pos)
9999#define PWR_PUCRC_PC2 PWR_PUCRC_PC2_Msk
10000#define PWR_PUCRC_PC1_Pos (1U)
10001#define PWR_PUCRC_PC1_Msk (0x1UL << PWR_PUCRC_PC1_Pos)
10002#define PWR_PUCRC_PC1 PWR_PUCRC_PC1_Msk
10003#define PWR_PUCRC_PC0_Pos (0U)
10004#define PWR_PUCRC_PC0_Msk (0x1UL << PWR_PUCRC_PC0_Pos)
10005#define PWR_PUCRC_PC0 PWR_PUCRC_PC0_Msk
10007/******************** Bit definition for PWR_PDCRC register ********************/
10008#define PWR_PDCRC_PC15_Pos (15U)
10009#define PWR_PDCRC_PC15_Msk (0x1UL << PWR_PDCRC_PC15_Pos)
10010#define PWR_PDCRC_PC15 PWR_PDCRC_PC15_Msk
10011#define PWR_PDCRC_PC14_Pos (14U)
10012#define PWR_PDCRC_PC14_Msk (0x1UL << PWR_PDCRC_PC14_Pos)
10013#define PWR_PDCRC_PC14 PWR_PDCRC_PC14_Msk
10014#define PWR_PDCRC_PC13_Pos (13U)
10015#define PWR_PDCRC_PC13_Msk (0x1UL << PWR_PDCRC_PC13_Pos)
10016#define PWR_PDCRC_PC13 PWR_PDCRC_PC13_Msk
10017#define PWR_PDCRC_PC12_Pos (12U)
10018#define PWR_PDCRC_PC12_Msk (0x1UL << PWR_PDCRC_PC12_Pos)
10019#define PWR_PDCRC_PC12 PWR_PDCRC_PC12_Msk
10020#define PWR_PDCRC_PC11_Pos (11U)
10021#define PWR_PDCRC_PC11_Msk (0x1UL << PWR_PDCRC_PC11_Pos)
10022#define PWR_PDCRC_PC11 PWR_PDCRC_PC11_Msk
10023#define PWR_PDCRC_PC10_Pos (10U)
10024#define PWR_PDCRC_PC10_Msk (0x1UL << PWR_PDCRC_PC10_Pos)
10025#define PWR_PDCRC_PC10 PWR_PDCRC_PC10_Msk
10026#define PWR_PDCRC_PC9_Pos (9U)
10027#define PWR_PDCRC_PC9_Msk (0x1UL << PWR_PDCRC_PC9_Pos)
10028#define PWR_PDCRC_PC9 PWR_PDCRC_PC9_Msk
10029#define PWR_PDCRC_PC8_Pos (8U)
10030#define PWR_PDCRC_PC8_Msk (0x1UL << PWR_PDCRC_PC8_Pos)
10031#define PWR_PDCRC_PC8 PWR_PDCRC_PC8_Msk
10032#define PWR_PDCRC_PC7_Pos (7U)
10033#define PWR_PDCRC_PC7_Msk (0x1UL << PWR_PDCRC_PC7_Pos)
10034#define PWR_PDCRC_PC7 PWR_PDCRC_PC7_Msk
10035#define PWR_PDCRC_PC6_Pos (6U)
10036#define PWR_PDCRC_PC6_Msk (0x1UL << PWR_PDCRC_PC6_Pos)
10037#define PWR_PDCRC_PC6 PWR_PDCRC_PC6_Msk
10038#define PWR_PDCRC_PC5_Pos (5U)
10039#define PWR_PDCRC_PC5_Msk (0x1UL << PWR_PDCRC_PC5_Pos)
10040#define PWR_PDCRC_PC5 PWR_PDCRC_PC5_Msk
10041#define PWR_PDCRC_PC4_Pos (4U)
10042#define PWR_PDCRC_PC4_Msk (0x1UL << PWR_PDCRC_PC4_Pos)
10043#define PWR_PDCRC_PC4 PWR_PDCRC_PC4_Msk
10044#define PWR_PDCRC_PC3_Pos (3U)
10045#define PWR_PDCRC_PC3_Msk (0x1UL << PWR_PDCRC_PC3_Pos)
10046#define PWR_PDCRC_PC3 PWR_PDCRC_PC3_Msk
10047#define PWR_PDCRC_PC2_Pos (2U)
10048#define PWR_PDCRC_PC2_Msk (0x1UL << PWR_PDCRC_PC2_Pos)
10049#define PWR_PDCRC_PC2 PWR_PDCRC_PC2_Msk
10050#define PWR_PDCRC_PC1_Pos (1U)
10051#define PWR_PDCRC_PC1_Msk (0x1UL << PWR_PDCRC_PC1_Pos)
10052#define PWR_PDCRC_PC1 PWR_PDCRC_PC1_Msk
10053#define PWR_PDCRC_PC0_Pos (0U)
10054#define PWR_PDCRC_PC0_Msk (0x1UL << PWR_PDCRC_PC0_Pos)
10055#define PWR_PDCRC_PC0 PWR_PDCRC_PC0_Msk
10057/******************** Bit definition for PWR_PUCRD register ********************/
10058#define PWR_PUCRD_PD15_Pos (15U)
10059#define PWR_PUCRD_PD15_Msk (0x1UL << PWR_PUCRD_PD15_Pos)
10060#define PWR_PUCRD_PD15 PWR_PUCRD_PD15_Msk
10061#define PWR_PUCRD_PD14_Pos (14U)
10062#define PWR_PUCRD_PD14_Msk (0x1UL << PWR_PUCRD_PD14_Pos)
10063#define PWR_PUCRD_PD14 PWR_PUCRD_PD14_Msk
10064#define PWR_PUCRD_PD13_Pos (13U)
10065#define PWR_PUCRD_PD13_Msk (0x1UL << PWR_PUCRD_PD13_Pos)
10066#define PWR_PUCRD_PD13 PWR_PUCRD_PD13_Msk
10067#define PWR_PUCRD_PD12_Pos (12U)
10068#define PWR_PUCRD_PD12_Msk (0x1UL << PWR_PUCRD_PD12_Pos)
10069#define PWR_PUCRD_PD12 PWR_PUCRD_PD12_Msk
10070#define PWR_PUCRD_PD11_Pos (11U)
10071#define PWR_PUCRD_PD11_Msk (0x1UL << PWR_PUCRD_PD11_Pos)
10072#define PWR_PUCRD_PD11 PWR_PUCRD_PD11_Msk
10073#define PWR_PUCRD_PD10_Pos (10U)
10074#define PWR_PUCRD_PD10_Msk (0x1UL << PWR_PUCRD_PD10_Pos)
10075#define PWR_PUCRD_PD10 PWR_PUCRD_PD10_Msk
10076#define PWR_PUCRD_PD9_Pos (9U)
10077#define PWR_PUCRD_PD9_Msk (0x1UL << PWR_PUCRD_PD9_Pos)
10078#define PWR_PUCRD_PD9 PWR_PUCRD_PD9_Msk
10079#define PWR_PUCRD_PD8_Pos (8U)
10080#define PWR_PUCRD_PD8_Msk (0x1UL << PWR_PUCRD_PD8_Pos)
10081#define PWR_PUCRD_PD8 PWR_PUCRD_PD8_Msk
10082#define PWR_PUCRD_PD7_Pos (7U)
10083#define PWR_PUCRD_PD7_Msk (0x1UL << PWR_PUCRD_PD7_Pos)
10084#define PWR_PUCRD_PD7 PWR_PUCRD_PD7_Msk
10085#define PWR_PUCRD_PD6_Pos (6U)
10086#define PWR_PUCRD_PD6_Msk (0x1UL << PWR_PUCRD_PD6_Pos)
10087#define PWR_PUCRD_PD6 PWR_PUCRD_PD6_Msk
10088#define PWR_PUCRD_PD5_Pos (5U)
10089#define PWR_PUCRD_PD5_Msk (0x1UL << PWR_PUCRD_PD5_Pos)
10090#define PWR_PUCRD_PD5 PWR_PUCRD_PD5_Msk
10091#define PWR_PUCRD_PD4_Pos (4U)
10092#define PWR_PUCRD_PD4_Msk (0x1UL << PWR_PUCRD_PD4_Pos)
10093#define PWR_PUCRD_PD4 PWR_PUCRD_PD4_Msk
10094#define PWR_PUCRD_PD3_Pos (3U)
10095#define PWR_PUCRD_PD3_Msk (0x1UL << PWR_PUCRD_PD3_Pos)
10096#define PWR_PUCRD_PD3 PWR_PUCRD_PD3_Msk
10097#define PWR_PUCRD_PD2_Pos (2U)
10098#define PWR_PUCRD_PD2_Msk (0x1UL << PWR_PUCRD_PD2_Pos)
10099#define PWR_PUCRD_PD2 PWR_PUCRD_PD2_Msk
10100#define PWR_PUCRD_PD1_Pos (1U)
10101#define PWR_PUCRD_PD1_Msk (0x1UL << PWR_PUCRD_PD1_Pos)
10102#define PWR_PUCRD_PD1 PWR_PUCRD_PD1_Msk
10103#define PWR_PUCRD_PD0_Pos (0U)
10104#define PWR_PUCRD_PD0_Msk (0x1UL << PWR_PUCRD_PD0_Pos)
10105#define PWR_PUCRD_PD0 PWR_PUCRD_PD0_Msk
10107/******************** Bit definition for PWR_PDCRD register ********************/
10108#define PWR_PDCRD_PD15_Pos (15U)
10109#define PWR_PDCRD_PD15_Msk (0x1UL << PWR_PDCRD_PD15_Pos)
10110#define PWR_PDCRD_PD15 PWR_PDCRD_PD15_Msk
10111#define PWR_PDCRD_PD14_Pos (14U)
10112#define PWR_PDCRD_PD14_Msk (0x1UL << PWR_PDCRD_PD14_Pos)
10113#define PWR_PDCRD_PD14 PWR_PDCRD_PD14_Msk
10114#define PWR_PDCRD_PD13_Pos (13U)
10115#define PWR_PDCRD_PD13_Msk (0x1UL << PWR_PDCRD_PD13_Pos)
10116#define PWR_PDCRD_PD13 PWR_PDCRD_PD13_Msk
10117#define PWR_PDCRD_PD12_Pos (12U)
10118#define PWR_PDCRD_PD12_Msk (0x1UL << PWR_PDCRD_PD12_Pos)
10119#define PWR_PDCRD_PD12 PWR_PDCRD_PD12_Msk
10120#define PWR_PDCRD_PD11_Pos (11U)
10121#define PWR_PDCRD_PD11_Msk (0x1UL << PWR_PDCRD_PD11_Pos)
10122#define PWR_PDCRD_PD11 PWR_PDCRD_PD11_Msk
10123#define PWR_PDCRD_PD10_Pos (10U)
10124#define PWR_PDCRD_PD10_Msk (0x1UL << PWR_PDCRD_PD10_Pos)
10125#define PWR_PDCRD_PD10 PWR_PDCRD_PD10_Msk
10126#define PWR_PDCRD_PD9_Pos (9U)
10127#define PWR_PDCRD_PD9_Msk (0x1UL << PWR_PDCRD_PD9_Pos)
10128#define PWR_PDCRD_PD9 PWR_PDCRD_PD9_Msk
10129#define PWR_PDCRD_PD8_Pos (8U)
10130#define PWR_PDCRD_PD8_Msk (0x1UL << PWR_PDCRD_PD8_Pos)
10131#define PWR_PDCRD_PD8 PWR_PDCRD_PD8_Msk
10132#define PWR_PDCRD_PD7_Pos (7U)
10133#define PWR_PDCRD_PD7_Msk (0x1UL << PWR_PDCRD_PD7_Pos)
10134#define PWR_PDCRD_PD7 PWR_PDCRD_PD7_Msk
10135#define PWR_PDCRD_PD6_Pos (6U)
10136#define PWR_PDCRD_PD6_Msk (0x1UL << PWR_PDCRD_PD6_Pos)
10137#define PWR_PDCRD_PD6 PWR_PDCRD_PD6_Msk
10138#define PWR_PDCRD_PD5_Pos (5U)
10139#define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos)
10140#define PWR_PDCRD_PD5 PWR_PDCRD_PD5_Msk
10141#define PWR_PDCRD_PD4_Pos (4U)
10142#define PWR_PDCRD_PD4_Msk (0x1UL << PWR_PDCRD_PD4_Pos)
10143#define PWR_PDCRD_PD4 PWR_PDCRD_PD4_Msk
10144#define PWR_PDCRD_PD3_Pos (3U)
10145#define PWR_PDCRD_PD3_Msk (0x1UL << PWR_PDCRD_PD3_Pos)
10146#define PWR_PDCRD_PD3 PWR_PDCRD_PD3_Msk
10147#define PWR_PDCRD_PD2_Pos (2U)
10148#define PWR_PDCRD_PD2_Msk (0x1UL << PWR_PDCRD_PD2_Pos)
10149#define PWR_PDCRD_PD2 PWR_PDCRD_PD2_Msk
10150#define PWR_PDCRD_PD1_Pos (1U)
10151#define PWR_PDCRD_PD1_Msk (0x1UL << PWR_PDCRD_PD1_Pos)
10152#define PWR_PDCRD_PD1 PWR_PDCRD_PD1_Msk
10153#define PWR_PDCRD_PD0_Pos (0U)
10154#define PWR_PDCRD_PD0_Msk (0x1UL << PWR_PDCRD_PD0_Pos)
10155#define PWR_PDCRD_PD0 PWR_PDCRD_PD0_Msk
10157/******************** Bit definition for PWR_PUCRE register ********************/
10158#define PWR_PUCRE_PE15_Pos (15U)
10159#define PWR_PUCRE_PE15_Msk (0x1UL << PWR_PUCRE_PE15_Pos)
10160#define PWR_PUCRE_PE15 PWR_PUCRE_PE15_Msk
10161#define PWR_PUCRE_PE14_Pos (14U)
10162#define PWR_PUCRE_PE14_Msk (0x1UL << PWR_PUCRE_PE14_Pos)
10163#define PWR_PUCRE_PE14 PWR_PUCRE_PE14_Msk
10164#define PWR_PUCRE_PE13_Pos (13U)
10165#define PWR_PUCRE_PE13_Msk (0x1UL << PWR_PUCRE_PE13_Pos)
10166#define PWR_PUCRE_PE13 PWR_PUCRE_PE13_Msk
10167#define PWR_PUCRE_PE12_Pos (12U)
10168#define PWR_PUCRE_PE12_Msk (0x1UL << PWR_PUCRE_PE12_Pos)
10169#define PWR_PUCRE_PE12 PWR_PUCRE_PE12_Msk
10170#define PWR_PUCRE_PE11_Pos (11U)
10171#define PWR_PUCRE_PE11_Msk (0x1UL << PWR_PUCRE_PE11_Pos)
10172#define PWR_PUCRE_PE11 PWR_PUCRE_PE11_Msk
10173#define PWR_PUCRE_PE10_Pos (10U)
10174#define PWR_PUCRE_PE10_Msk (0x1UL << PWR_PUCRE_PE10_Pos)
10175#define PWR_PUCRE_PE10 PWR_PUCRE_PE10_Msk
10176#define PWR_PUCRE_PE9_Pos (9U)
10177#define PWR_PUCRE_PE9_Msk (0x1UL << PWR_PUCRE_PE9_Pos)
10178#define PWR_PUCRE_PE9 PWR_PUCRE_PE9_Msk
10179#define PWR_PUCRE_PE8_Pos (8U)
10180#define PWR_PUCRE_PE8_Msk (0x1UL << PWR_PUCRE_PE8_Pos)
10181#define PWR_PUCRE_PE8 PWR_PUCRE_PE8_Msk
10182#define PWR_PUCRE_PE7_Pos (7U)
10183#define PWR_PUCRE_PE7_Msk (0x1UL << PWR_PUCRE_PE7_Pos)
10184#define PWR_PUCRE_PE7 PWR_PUCRE_PE7_Msk
10185#define PWR_PUCRE_PE6_Pos (6U)
10186#define PWR_PUCRE_PE6_Msk (0x1UL << PWR_PUCRE_PE6_Pos)
10187#define PWR_PUCRE_PE6 PWR_PUCRE_PE6_Msk
10188#define PWR_PUCRE_PE5_Pos (5U)
10189#define PWR_PUCRE_PE5_Msk (0x1UL << PWR_PUCRE_PE5_Pos)
10190#define PWR_PUCRE_PE5 PWR_PUCRE_PE5_Msk
10191#define PWR_PUCRE_PE4_Pos (4U)
10192#define PWR_PUCRE_PE4_Msk (0x1UL << PWR_PUCRE_PE4_Pos)
10193#define PWR_PUCRE_PE4 PWR_PUCRE_PE4_Msk
10194#define PWR_PUCRE_PE3_Pos (3U)
10195#define PWR_PUCRE_PE3_Msk (0x1UL << PWR_PUCRE_PE3_Pos)
10196#define PWR_PUCRE_PE3 PWR_PUCRE_PE3_Msk
10197#define PWR_PUCRE_PE2_Pos (2U)
10198#define PWR_PUCRE_PE2_Msk (0x1UL << PWR_PUCRE_PE2_Pos)
10199#define PWR_PUCRE_PE2 PWR_PUCRE_PE2_Msk
10200#define PWR_PUCRE_PE1_Pos (1U)
10201#define PWR_PUCRE_PE1_Msk (0x1UL << PWR_PUCRE_PE1_Pos)
10202#define PWR_PUCRE_PE1 PWR_PUCRE_PE1_Msk
10203#define PWR_PUCRE_PE0_Pos (0U)
10204#define PWR_PUCRE_PE0_Msk (0x1UL << PWR_PUCRE_PE0_Pos)
10205#define PWR_PUCRE_PE0 PWR_PUCRE_PE0_Msk
10207/******************** Bit definition for PWR_PDCRE register ********************/
10208#define PWR_PDCRE_PE15_Pos (15U)
10209#define PWR_PDCRE_PE15_Msk (0x1UL << PWR_PDCRE_PE15_Pos)
10210#define PWR_PDCRE_PE15 PWR_PDCRE_PE15_Msk
10211#define PWR_PDCRE_PE14_Pos (14U)
10212#define PWR_PDCRE_PE14_Msk (0x1UL << PWR_PDCRE_PE14_Pos)
10213#define PWR_PDCRE_PE14 PWR_PDCRE_PE14_Msk
10214#define PWR_PDCRE_PE13_Pos (13U)
10215#define PWR_PDCRE_PE13_Msk (0x1UL << PWR_PDCRE_PE13_Pos)
10216#define PWR_PDCRE_PE13 PWR_PDCRE_PE13_Msk
10217#define PWR_PDCRE_PE12_Pos (12U)
10218#define PWR_PDCRE_PE12_Msk (0x1UL << PWR_PDCRE_PE12_Pos)
10219#define PWR_PDCRE_PE12 PWR_PDCRE_PE12_Msk
10220#define PWR_PDCRE_PE11_Pos (11U)
10221#define PWR_PDCRE_PE11_Msk (0x1UL << PWR_PDCRE_PE11_Pos)
10222#define PWR_PDCRE_PE11 PWR_PDCRE_PE11_Msk
10223#define PWR_PDCRE_PE10_Pos (10U)
10224#define PWR_PDCRE_PE10_Msk (0x1UL << PWR_PDCRE_PE10_Pos)
10225#define PWR_PDCRE_PE10 PWR_PDCRE_PE10_Msk
10226#define PWR_PDCRE_PE9_Pos (9U)
10227#define PWR_PDCRE_PE9_Msk (0x1UL << PWR_PDCRE_PE9_Pos)
10228#define PWR_PDCRE_PE9 PWR_PDCRE_PE9_Msk
10229#define PWR_PDCRE_PE8_Pos (8U)
10230#define PWR_PDCRE_PE8_Msk (0x1UL << PWR_PDCRE_PE8_Pos)
10231#define PWR_PDCRE_PE8 PWR_PDCRE_PE8_Msk
10232#define PWR_PDCRE_PE7_Pos (7U)
10233#define PWR_PDCRE_PE7_Msk (0x1UL << PWR_PDCRE_PE7_Pos)
10234#define PWR_PDCRE_PE7 PWR_PDCRE_PE7_Msk
10235#define PWR_PDCRE_PE6_Pos (6U)
10236#define PWR_PDCRE_PE6_Msk (0x1UL << PWR_PDCRE_PE6_Pos)
10237#define PWR_PDCRE_PE6 PWR_PDCRE_PE6_Msk
10238#define PWR_PDCRE_PE5_Pos (5U)
10239#define PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos)
10240#define PWR_PDCRE_PE5 PWR_PDCRE_PE5_Msk
10241#define PWR_PDCRE_PE4_Pos (4U)
10242#define PWR_PDCRE_PE4_Msk (0x1UL << PWR_PDCRE_PE4_Pos)
10243#define PWR_PDCRE_PE4 PWR_PDCRE_PE4_Msk
10244#define PWR_PDCRE_PE3_Pos (3U)
10245#define PWR_PDCRE_PE3_Msk (0x1UL << PWR_PDCRE_PE3_Pos)
10246#define PWR_PDCRE_PE3 PWR_PDCRE_PE3_Msk
10247#define PWR_PDCRE_PE2_Pos (2U)
10248#define PWR_PDCRE_PE2_Msk (0x1UL << PWR_PDCRE_PE2_Pos)
10249#define PWR_PDCRE_PE2 PWR_PDCRE_PE2_Msk
10250#define PWR_PDCRE_PE1_Pos (1U)
10251#define PWR_PDCRE_PE1_Msk (0x1UL << PWR_PDCRE_PE1_Pos)
10252#define PWR_PDCRE_PE1 PWR_PDCRE_PE1_Msk
10253#define PWR_PDCRE_PE0_Pos (0U)
10254#define PWR_PDCRE_PE0_Msk (0x1UL << PWR_PDCRE_PE0_Pos)
10255#define PWR_PDCRE_PE0 PWR_PDCRE_PE0_Msk
10257/******************** Bit definition for PWR_PUCRF register ********************/
10258#define PWR_PUCRF_PF15_Pos (15U)
10259#define PWR_PUCRF_PF15_Msk (0x1UL << PWR_PUCRF_PF15_Pos)
10260#define PWR_PUCRF_PF15 PWR_PUCRF_PF15_Msk
10261#define PWR_PUCRF_PF14_Pos (14U)
10262#define PWR_PUCRF_PF14_Msk (0x1UL << PWR_PUCRF_PF14_Pos)
10263#define PWR_PUCRF_PF14 PWR_PUCRF_PF14_Msk
10264#define PWR_PUCRF_PF13_Pos (13U)
10265#define PWR_PUCRF_PF13_Msk (0x1UL << PWR_PUCRF_PF13_Pos)
10266#define PWR_PUCRF_PF13 PWR_PUCRF_PF13_Msk
10267#define PWR_PUCRF_PF12_Pos (12U)
10268#define PWR_PUCRF_PF12_Msk (0x1UL << PWR_PUCRF_PF12_Pos)
10269#define PWR_PUCRF_PF12 PWR_PUCRF_PF12_Msk
10270#define PWR_PUCRF_PF11_Pos (11U)
10271#define PWR_PUCRF_PF11_Msk (0x1UL << PWR_PUCRF_PF11_Pos)
10272#define PWR_PUCRF_PF11 PWR_PUCRF_PF11_Msk
10273#define PWR_PUCRF_PF10_Pos (10U)
10274#define PWR_PUCRF_PF10_Msk (0x1UL << PWR_PUCRF_PF10_Pos)
10275#define PWR_PUCRF_PF10 PWR_PUCRF_PF10_Msk
10276#define PWR_PUCRF_PF9_Pos (9U)
10277#define PWR_PUCRF_PF9_Msk (0x1UL << PWR_PUCRF_PF9_Pos)
10278#define PWR_PUCRF_PF9 PWR_PUCRF_PF9_Msk
10279#define PWR_PUCRF_PF8_Pos (8U)
10280#define PWR_PUCRF_PF8_Msk (0x1UL << PWR_PUCRF_PF8_Pos)
10281#define PWR_PUCRF_PF8 PWR_PUCRF_PF8_Msk
10282#define PWR_PUCRF_PF7_Pos (7U)
10283#define PWR_PUCRF_PF7_Msk (0x1UL << PWR_PUCRF_PF7_Pos)
10284#define PWR_PUCRF_PF7 PWR_PUCRF_PF7_Msk
10285#define PWR_PUCRF_PF6_Pos (6U)
10286#define PWR_PUCRF_PF6_Msk (0x1UL << PWR_PUCRF_PF6_Pos)
10287#define PWR_PUCRF_PF6 PWR_PUCRF_PF6_Msk
10288#define PWR_PUCRF_PF5_Pos (5U)
10289#define PWR_PUCRF_PF5_Msk (0x1UL << PWR_PUCRF_PF5_Pos)
10290#define PWR_PUCRF_PF5 PWR_PUCRF_PF5_Msk
10291#define PWR_PUCRF_PF4_Pos (4U)
10292#define PWR_PUCRF_PF4_Msk (0x1UL << PWR_PUCRF_PF4_Pos)
10293#define PWR_PUCRF_PF4 PWR_PUCRF_PF4_Msk
10294#define PWR_PUCRF_PF3_Pos (3U)
10295#define PWR_PUCRF_PF3_Msk (0x1UL << PWR_PUCRF_PF3_Pos)
10296#define PWR_PUCRF_PF3 PWR_PUCRF_PF3_Msk
10297#define PWR_PUCRF_PF2_Pos (2U)
10298#define PWR_PUCRF_PF2_Msk (0x1UL << PWR_PUCRF_PF2_Pos)
10299#define PWR_PUCRF_PF2 PWR_PUCRF_PF2_Msk
10300#define PWR_PUCRF_PF1_Pos (1U)
10301#define PWR_PUCRF_PF1_Msk (0x1UL << PWR_PUCRF_PF1_Pos)
10302#define PWR_PUCRF_PF1 PWR_PUCRF_PF1_Msk
10303#define PWR_PUCRF_PF0_Pos (0U)
10304#define PWR_PUCRF_PF0_Msk (0x1UL << PWR_PUCRF_PF0_Pos)
10305#define PWR_PUCRF_PF0 PWR_PUCRF_PF0_Msk
10307/******************** Bit definition for PWR_PDCRF register ********************/
10308#define PWR_PDCRF_PF15_Pos (15U)
10309#define PWR_PDCRF_PF15_Msk (0x1UL << PWR_PDCRF_PF15_Pos)
10310#define PWR_PDCRF_PF15 PWR_PDCRF_PF15_Msk
10311#define PWR_PDCRF_PF14_Pos (14U)
10312#define PWR_PDCRF_PF14_Msk (0x1UL << PWR_PDCRF_PF14_Pos)
10313#define PWR_PDCRF_PF14 PWR_PDCRF_PF14_Msk
10314#define PWR_PDCRF_PF13_Pos (13U)
10315#define PWR_PDCRF_PF13_Msk (0x1UL << PWR_PDCRF_PF13_Pos)
10316#define PWR_PDCRF_PF13 PWR_PDCRF_PF13_Msk
10317#define PWR_PDCRF_PF12_Pos (12U)
10318#define PWR_PDCRF_PF12_Msk (0x1UL << PWR_PDCRF_PF12_Pos)
10319#define PWR_PDCRF_PF12 PWR_PDCRF_PF12_Msk
10320#define PWR_PDCRF_PF11_Pos (11U)
10321#define PWR_PDCRF_PF11_Msk (0x1UL << PWR_PDCRF_PF11_Pos)
10322#define PWR_PDCRF_PF11 PWR_PDCRF_PF11_Msk
10323#define PWR_PDCRF_PF10_Pos (10U)
10324#define PWR_PDCRF_PF10_Msk (0x1UL << PWR_PDCRF_PF10_Pos)
10325#define PWR_PDCRF_PF10 PWR_PDCRF_PF10_Msk
10326#define PWR_PDCRF_PF9_Pos (9U)
10327#define PWR_PDCRF_PF9_Msk (0x1UL << PWR_PDCRF_PF9_Pos)
10328#define PWR_PDCRF_PF9 PWR_PDCRF_PF9_Msk
10329#define PWR_PDCRF_PF8_Pos (8U)
10330#define PWR_PDCRF_PF8_Msk (0x1UL << PWR_PDCRF_PF8_Pos)
10331#define PWR_PDCRF_PF8 PWR_PDCRF_PF8_Msk
10332#define PWR_PDCRF_PF7_Pos (7U)
10333#define PWR_PDCRF_PF7_Msk (0x1UL << PWR_PDCRF_PF7_Pos)
10334#define PWR_PDCRF_PF7 PWR_PDCRF_PF7_Msk
10335#define PWR_PDCRF_PF6_Pos (6U)
10336#define PWR_PDCRF_PF6_Msk (0x1UL << PWR_PDCRF_PF6_Pos)
10337#define PWR_PDCRF_PF6 PWR_PDCRF_PF6_Msk
10338#define PWR_PDCRF_PF5_Pos (5U)
10339#define PWR_PDCRF_PF5_Msk (0x1UL << PWR_PDCRF_PF5_Pos)
10340#define PWR_PDCRF_PF5 PWR_PDCRF_PF5_Msk
10341#define PWR_PDCRF_PF4_Pos (4U)
10342#define PWR_PDCRF_PF4_Msk (0x1UL << PWR_PDCRF_PF4_Pos)
10343#define PWR_PDCRF_PF4 PWR_PDCRF_PF4_Msk
10344#define PWR_PDCRF_PF3_Pos (3U)
10345#define PWR_PDCRF_PF3_Msk (0x1UL << PWR_PDCRF_PF3_Pos)
10346#define PWR_PDCRF_PF3 PWR_PDCRF_PF3_Msk
10347#define PWR_PDCRF_PF2_Pos (2U)
10348#define PWR_PDCRF_PF2_Msk (0x1UL << PWR_PDCRF_PF2_Pos)
10349#define PWR_PDCRF_PF2 PWR_PDCRF_PF2_Msk
10350#define PWR_PDCRF_PF1_Pos (1U)
10351#define PWR_PDCRF_PF1_Msk (0x1UL << PWR_PDCRF_PF1_Pos)
10352#define PWR_PDCRF_PF1 PWR_PDCRF_PF1_Msk
10353#define PWR_PDCRF_PF0_Pos (0U)
10354#define PWR_PDCRF_PF0_Msk (0x1UL << PWR_PDCRF_PF0_Pos)
10355#define PWR_PDCRF_PF0 PWR_PDCRF_PF0_Msk
10357/******************** Bit definition for PWR_PUCRG register ********************/
10358#define PWR_PUCRG_PG15_Pos (15U)
10359#define PWR_PUCRG_PG15_Msk (0x1UL << PWR_PUCRG_PG15_Pos)
10360#define PWR_PUCRG_PG15 PWR_PUCRG_PG15_Msk
10361#define PWR_PUCRG_PG14_Pos (14U)
10362#define PWR_PUCRG_PG14_Msk (0x1UL << PWR_PUCRG_PG14_Pos)
10363#define PWR_PUCRG_PG14 PWR_PUCRG_PG14_Msk
10364#define PWR_PUCRG_PG13_Pos (13U)
10365#define PWR_PUCRG_PG13_Msk (0x1UL << PWR_PUCRG_PG13_Pos)
10366#define PWR_PUCRG_PG13 PWR_PUCRG_PG13_Msk
10367#define PWR_PUCRG_PG12_Pos (12U)
10368#define PWR_PUCRG_PG12_Msk (0x1UL << PWR_PUCRG_PG12_Pos)
10369#define PWR_PUCRG_PG12 PWR_PUCRG_PG12_Msk
10370#define PWR_PUCRG_PG11_Pos (11U)
10371#define PWR_PUCRG_PG11_Msk (0x1UL << PWR_PUCRG_PG11_Pos)
10372#define PWR_PUCRG_PG11 PWR_PUCRG_PG11_Msk
10373#define PWR_PUCRG_PG10_Pos (10U)
10374#define PWR_PUCRG_PG10_Msk (0x1UL << PWR_PUCRG_PG10_Pos)
10375#define PWR_PUCRG_PG10 PWR_PUCRG_PG10_Msk
10376#define PWR_PUCRG_PG9_Pos (9U)
10377#define PWR_PUCRG_PG9_Msk (0x1UL << PWR_PUCRG_PG9_Pos)
10378#define PWR_PUCRG_PG9 PWR_PUCRG_PG9_Msk
10379#define PWR_PUCRG_PG8_Pos (8U)
10380#define PWR_PUCRG_PG8_Msk (0x1UL << PWR_PUCRG_PG8_Pos)
10381#define PWR_PUCRG_PG8 PWR_PUCRG_PG8_Msk
10382#define PWR_PUCRG_PG7_Pos (7U)
10383#define PWR_PUCRG_PG7_Msk (0x1UL << PWR_PUCRG_PG7_Pos)
10384#define PWR_PUCRG_PG7 PWR_PUCRG_PG7_Msk
10385#define PWR_PUCRG_PG6_Pos (6U)
10386#define PWR_PUCRG_PG6_Msk (0x1UL << PWR_PUCRG_PG6_Pos)
10387#define PWR_PUCRG_PG6 PWR_PUCRG_PG6_Msk
10388#define PWR_PUCRG_PG5_Pos (5U)
10389#define PWR_PUCRG_PG5_Msk (0x1UL << PWR_PUCRG_PG5_Pos)
10390#define PWR_PUCRG_PG5 PWR_PUCRG_PG5_Msk
10391#define PWR_PUCRG_PG4_Pos (4U)
10392#define PWR_PUCRG_PG4_Msk (0x1UL << PWR_PUCRG_PG4_Pos)
10393#define PWR_PUCRG_PG4 PWR_PUCRG_PG4_Msk
10394#define PWR_PUCRG_PG3_Pos (3U)
10395#define PWR_PUCRG_PG3_Msk (0x1UL << PWR_PUCRG_PG3_Pos)
10396#define PWR_PUCRG_PG3 PWR_PUCRG_PG3_Msk
10397#define PWR_PUCRG_PG2_Pos (2U)
10398#define PWR_PUCRG_PG2_Msk (0x1UL << PWR_PUCRG_PG2_Pos)
10399#define PWR_PUCRG_PG2 PWR_PUCRG_PG2_Msk
10400#define PWR_PUCRG_PG1_Pos (1U)
10401#define PWR_PUCRG_PG1_Msk (0x1UL << PWR_PUCRG_PG1_Pos)
10402#define PWR_PUCRG_PG1 PWR_PUCRG_PG1_Msk
10403#define PWR_PUCRG_PG0_Pos (0U)
10404#define PWR_PUCRG_PG0_Msk (0x1UL << PWR_PUCRG_PG0_Pos)
10405#define PWR_PUCRG_PG0 PWR_PUCRG_PG0_Msk
10407/******************** Bit definition for PWR_PDCRG register ********************/
10408#define PWR_PDCRG_PG15_Pos (15U)
10409#define PWR_PDCRG_PG15_Msk (0x1UL << PWR_PDCRG_PG15_Pos)
10410#define PWR_PDCRG_PG15 PWR_PDCRG_PG15_Msk
10411#define PWR_PDCRG_PG14_Pos (14U)
10412#define PWR_PDCRG_PG14_Msk (0x1UL << PWR_PDCRG_PG14_Pos)
10413#define PWR_PDCRG_PG14 PWR_PDCRG_PG14_Msk
10414#define PWR_PDCRG_PG13_Pos (13U)
10415#define PWR_PDCRG_PG13_Msk (0x1UL << PWR_PDCRG_PG13_Pos)
10416#define PWR_PDCRG_PG13 PWR_PDCRG_PG13_Msk
10417#define PWR_PDCRG_PG12_Pos (12U)
10418#define PWR_PDCRG_PG12_Msk (0x1UL << PWR_PDCRG_PG12_Pos)
10419#define PWR_PDCRG_PG12 PWR_PDCRG_PG12_Msk
10420#define PWR_PDCRG_PG11_Pos (11U)
10421#define PWR_PDCRG_PG11_Msk (0x1UL << PWR_PDCRG_PG11_Pos)
10422#define PWR_PDCRG_PG11 PWR_PDCRG_PG11_Msk
10423#define PWR_PDCRG_PG10_Pos (10U)
10424#define PWR_PDCRG_PG10_Msk (0x1UL << PWR_PDCRG_PG10_Pos)
10425#define PWR_PDCRG_PG10 PWR_PDCRG_PG10_Msk
10426#define PWR_PDCRG_PG9_Pos (9U)
10427#define PWR_PDCRG_PG9_Msk (0x1UL << PWR_PDCRG_PG9_Pos)
10428#define PWR_PDCRG_PG9 PWR_PDCRG_PG9_Msk
10429#define PWR_PDCRG_PG8_Pos (8U)
10430#define PWR_PDCRG_PG8_Msk (0x1UL << PWR_PDCRG_PG8_Pos)
10431#define PWR_PDCRG_PG8 PWR_PDCRG_PG8_Msk
10432#define PWR_PDCRG_PG7_Pos (7U)
10433#define PWR_PDCRG_PG7_Msk (0x1UL << PWR_PDCRG_PG7_Pos)
10434#define PWR_PDCRG_PG7 PWR_PDCRG_PG7_Msk
10435#define PWR_PDCRG_PG6_Pos (6U)
10436#define PWR_PDCRG_PG6_Msk (0x1UL << PWR_PDCRG_PG6_Pos)
10437#define PWR_PDCRG_PG6 PWR_PDCRG_PG6_Msk
10438#define PWR_PDCRG_PG5_Pos (5U)
10439#define PWR_PDCRG_PG5_Msk (0x1UL << PWR_PDCRG_PG5_Pos)
10440#define PWR_PDCRG_PG5 PWR_PDCRG_PG5_Msk
10441#define PWR_PDCRG_PG4_Pos (4U)
10442#define PWR_PDCRG_PG4_Msk (0x1UL << PWR_PDCRG_PG4_Pos)
10443#define PWR_PDCRG_PG4 PWR_PDCRG_PG4_Msk
10444#define PWR_PDCRG_PG3_Pos (3U)
10445#define PWR_PDCRG_PG3_Msk (0x1UL << PWR_PDCRG_PG3_Pos)
10446#define PWR_PDCRG_PG3 PWR_PDCRG_PG3_Msk
10447#define PWR_PDCRG_PG2_Pos (2U)
10448#define PWR_PDCRG_PG2_Msk (0x1UL << PWR_PDCRG_PG2_Pos)
10449#define PWR_PDCRG_PG2 PWR_PDCRG_PG2_Msk
10450#define PWR_PDCRG_PG1_Pos (1U)
10451#define PWR_PDCRG_PG1_Msk (0x1UL << PWR_PDCRG_PG1_Pos)
10452#define PWR_PDCRG_PG1 PWR_PDCRG_PG1_Msk
10453#define PWR_PDCRG_PG0_Pos (0U)
10454#define PWR_PDCRG_PG0_Msk (0x1UL << PWR_PDCRG_PG0_Pos)
10455#define PWR_PDCRG_PG0 PWR_PDCRG_PG0_Msk
10457/******************** Bit definition for PWR_PUCRH register ********************/
10458#define PWR_PUCRH_PH1_Pos (1U)
10459#define PWR_PUCRH_PH1_Msk (0x1UL << PWR_PUCRH_PH1_Pos)
10460#define PWR_PUCRH_PH1 PWR_PUCRH_PH1_Msk
10461#define PWR_PUCRH_PH0_Pos (0U)
10462#define PWR_PUCRH_PH0_Msk (0x1UL << PWR_PUCRH_PH0_Pos)
10463#define PWR_PUCRH_PH0 PWR_PUCRH_PH0_Msk
10465/******************** Bit definition for PWR_PDCRH register ********************/
10466#define PWR_PDCRH_PH1_Pos (1U)
10467#define PWR_PDCRH_PH1_Msk (0x1UL << PWR_PDCRH_PH1_Pos)
10468#define PWR_PDCRH_PH1 PWR_PDCRH_PH1_Msk
10469#define PWR_PDCRH_PH0_Pos (0U)
10470#define PWR_PDCRH_PH0_Msk (0x1UL << PWR_PDCRH_PH0_Pos)
10471#define PWR_PDCRH_PH0 PWR_PDCRH_PH0_Msk
10474/******************************************************************************/
10475/* */
10476/* Reset and Clock Control */
10477/* */
10478/******************************************************************************/
10479/*
10480* @brief Specific device feature definitions (not present on all devices in the STM32L4 serie)
10481*/
10482#define RCC_PLLSAI1_SUPPORT
10483#define RCC_PLLP_SUPPORT
10484#define RCC_PLLSAI2_SUPPORT
10485
10486/******************** Bit definition for RCC_CR register ********************/
10487#define RCC_CR_MSION_Pos (0U)
10488#define RCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos)
10489#define RCC_CR_MSION RCC_CR_MSION_Msk
10490#define RCC_CR_MSIRDY_Pos (1U)
10491#define RCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos)
10492#define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk
10493#define RCC_CR_MSIPLLEN_Pos (2U)
10494#define RCC_CR_MSIPLLEN_Msk (0x1UL << RCC_CR_MSIPLLEN_Pos)
10495#define RCC_CR_MSIPLLEN RCC_CR_MSIPLLEN_Msk
10496#define RCC_CR_MSIRGSEL_Pos (3U)
10497#define RCC_CR_MSIRGSEL_Msk (0x1UL << RCC_CR_MSIRGSEL_Pos)
10498#define RCC_CR_MSIRGSEL RCC_CR_MSIRGSEL_Msk
10501#define RCC_CR_MSIRANGE_Pos (4U)
10502#define RCC_CR_MSIRANGE_Msk (0xFUL << RCC_CR_MSIRANGE_Pos)
10503#define RCC_CR_MSIRANGE RCC_CR_MSIRANGE_Msk
10504#define RCC_CR_MSIRANGE_0 (0x0UL << RCC_CR_MSIRANGE_Pos)
10505#define RCC_CR_MSIRANGE_1 (0x1UL << RCC_CR_MSIRANGE_Pos)
10506#define RCC_CR_MSIRANGE_2 (0x2UL << RCC_CR_MSIRANGE_Pos)
10507#define RCC_CR_MSIRANGE_3 (0x3UL << RCC_CR_MSIRANGE_Pos)
10508#define RCC_CR_MSIRANGE_4 (0x4UL << RCC_CR_MSIRANGE_Pos)
10509#define RCC_CR_MSIRANGE_5 (0x5UL << RCC_CR_MSIRANGE_Pos)
10510#define RCC_CR_MSIRANGE_6 (0x6UL << RCC_CR_MSIRANGE_Pos)
10511#define RCC_CR_MSIRANGE_7 (0x7UL << RCC_CR_MSIRANGE_Pos)
10512#define RCC_CR_MSIRANGE_8 (0x8UL << RCC_CR_MSIRANGE_Pos)
10513#define RCC_CR_MSIRANGE_9 (0x9UL << RCC_CR_MSIRANGE_Pos)
10514#define RCC_CR_MSIRANGE_10 (0xAUL << RCC_CR_MSIRANGE_Pos)
10515#define RCC_CR_MSIRANGE_11 (0xBUL << RCC_CR_MSIRANGE_Pos)
10517#define RCC_CR_HSION_Pos (8U)
10518#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
10519#define RCC_CR_HSION RCC_CR_HSION_Msk
10520#define RCC_CR_HSIKERON_Pos (9U)
10521#define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos)
10522#define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk
10523#define RCC_CR_HSIRDY_Pos (10U)
10524#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
10525#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
10526#define RCC_CR_HSIASFS_Pos (11U)
10527#define RCC_CR_HSIASFS_Msk (0x1UL << RCC_CR_HSIASFS_Pos)
10528#define RCC_CR_HSIASFS RCC_CR_HSIASFS_Msk
10530#define RCC_CR_HSEON_Pos (16U)
10531#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
10532#define RCC_CR_HSEON RCC_CR_HSEON_Msk
10533#define RCC_CR_HSERDY_Pos (17U)
10534#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
10535#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
10536#define RCC_CR_HSEBYP_Pos (18U)
10537#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
10538#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
10539#define RCC_CR_CSSON_Pos (19U)
10540#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)
10541#define RCC_CR_CSSON RCC_CR_CSSON_Msk
10543#define RCC_CR_PLLON_Pos (24U)
10544#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
10545#define RCC_CR_PLLON RCC_CR_PLLON_Msk
10546#define RCC_CR_PLLRDY_Pos (25U)
10547#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
10548#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
10549#define RCC_CR_PLLSAI1ON_Pos (26U)
10550#define RCC_CR_PLLSAI1ON_Msk (0x1UL << RCC_CR_PLLSAI1ON_Pos)
10551#define RCC_CR_PLLSAI1ON RCC_CR_PLLSAI1ON_Msk
10552#define RCC_CR_PLLSAI1RDY_Pos (27U)
10553#define RCC_CR_PLLSAI1RDY_Msk (0x1UL << RCC_CR_PLLSAI1RDY_Pos)
10554#define RCC_CR_PLLSAI1RDY RCC_CR_PLLSAI1RDY_Msk
10555#define RCC_CR_PLLSAI2ON_Pos (28U)
10556#define RCC_CR_PLLSAI2ON_Msk (0x1UL << RCC_CR_PLLSAI2ON_Pos)
10557#define RCC_CR_PLLSAI2ON RCC_CR_PLLSAI2ON_Msk
10558#define RCC_CR_PLLSAI2RDY_Pos (29U)
10559#define RCC_CR_PLLSAI2RDY_Msk (0x1UL << RCC_CR_PLLSAI2RDY_Pos)
10560#define RCC_CR_PLLSAI2RDY RCC_CR_PLLSAI2RDY_Msk
10562/******************** Bit definition for RCC_ICSCR register ***************/
10564#define RCC_ICSCR_MSICAL_Pos (0U)
10565#define RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos)
10566#define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk
10567#define RCC_ICSCR_MSICAL_0 (0x01UL << RCC_ICSCR_MSICAL_Pos)
10568#define RCC_ICSCR_MSICAL_1 (0x02UL << RCC_ICSCR_MSICAL_Pos)
10569#define RCC_ICSCR_MSICAL_2 (0x04UL << RCC_ICSCR_MSICAL_Pos)
10570#define RCC_ICSCR_MSICAL_3 (0x08UL << RCC_ICSCR_MSICAL_Pos)
10571#define RCC_ICSCR_MSICAL_4 (0x10UL << RCC_ICSCR_MSICAL_Pos)
10572#define RCC_ICSCR_MSICAL_5 (0x20UL << RCC_ICSCR_MSICAL_Pos)
10573#define RCC_ICSCR_MSICAL_6 (0x40UL << RCC_ICSCR_MSICAL_Pos)
10574#define RCC_ICSCR_MSICAL_7 (0x80UL << RCC_ICSCR_MSICAL_Pos)
10577#define RCC_ICSCR_MSITRIM_Pos (8U)
10578#define RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos)
10579#define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk
10580#define RCC_ICSCR_MSITRIM_0 (0x01UL << RCC_ICSCR_MSITRIM_Pos)
10581#define RCC_ICSCR_MSITRIM_1 (0x02UL << RCC_ICSCR_MSITRIM_Pos)
10582#define RCC_ICSCR_MSITRIM_2 (0x04UL << RCC_ICSCR_MSITRIM_Pos)
10583#define RCC_ICSCR_MSITRIM_3 (0x08UL << RCC_ICSCR_MSITRIM_Pos)
10584#define RCC_ICSCR_MSITRIM_4 (0x10UL << RCC_ICSCR_MSITRIM_Pos)
10585#define RCC_ICSCR_MSITRIM_5 (0x20UL << RCC_ICSCR_MSITRIM_Pos)
10586#define RCC_ICSCR_MSITRIM_6 (0x40UL << RCC_ICSCR_MSITRIM_Pos)
10587#define RCC_ICSCR_MSITRIM_7 (0x80UL << RCC_ICSCR_MSITRIM_Pos)
10590#define RCC_ICSCR_HSICAL_Pos (16U)
10591#define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos)
10592#define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk
10593#define RCC_ICSCR_HSICAL_0 (0x01UL << RCC_ICSCR_HSICAL_Pos)
10594#define RCC_ICSCR_HSICAL_1 (0x02UL << RCC_ICSCR_HSICAL_Pos)
10595#define RCC_ICSCR_HSICAL_2 (0x04UL << RCC_ICSCR_HSICAL_Pos)
10596#define RCC_ICSCR_HSICAL_3 (0x08UL << RCC_ICSCR_HSICAL_Pos)
10597#define RCC_ICSCR_HSICAL_4 (0x10UL << RCC_ICSCR_HSICAL_Pos)
10598#define RCC_ICSCR_HSICAL_5 (0x20UL << RCC_ICSCR_HSICAL_Pos)
10599#define RCC_ICSCR_HSICAL_6 (0x40UL << RCC_ICSCR_HSICAL_Pos)
10600#define RCC_ICSCR_HSICAL_7 (0x80UL << RCC_ICSCR_HSICAL_Pos)
10603#define RCC_ICSCR_HSITRIM_Pos (24U)
10604#define RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos)
10605#define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk
10606#define RCC_ICSCR_HSITRIM_0 (0x01UL << RCC_ICSCR_HSITRIM_Pos)
10607#define RCC_ICSCR_HSITRIM_1 (0x02UL << RCC_ICSCR_HSITRIM_Pos)
10608#define RCC_ICSCR_HSITRIM_2 (0x04UL << RCC_ICSCR_HSITRIM_Pos)
10609#define RCC_ICSCR_HSITRIM_3 (0x08UL << RCC_ICSCR_HSITRIM_Pos)
10610#define RCC_ICSCR_HSITRIM_4 (0x10UL << RCC_ICSCR_HSITRIM_Pos)
10612/******************** Bit definition for RCC_CFGR register ******************/
10614#define RCC_CFGR_SW_Pos (0U)
10615#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)
10616#define RCC_CFGR_SW RCC_CFGR_SW_Msk
10617#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
10618#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
10620#define RCC_CFGR_SW_MSI (0x00000000UL)
10621#define RCC_CFGR_SW_HSI (0x00000001UL)
10622#define RCC_CFGR_SW_HSE (0x00000002UL)
10623#define RCC_CFGR_SW_PLL (0x00000003UL)
10626#define RCC_CFGR_SWS_Pos (2U)
10627#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)
10628#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk
10629#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
10630#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
10632#define RCC_CFGR_SWS_MSI (0x00000000UL)
10633#define RCC_CFGR_SWS_HSI (0x00000004UL)
10634#define RCC_CFGR_SWS_HSE (0x00000008UL)
10635#define RCC_CFGR_SWS_PLL (0x0000000CUL)
10638#define RCC_CFGR_HPRE_Pos (4U)
10639#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)
10640#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk
10641#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)
10642#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)
10643#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)
10644#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)
10646#define RCC_CFGR_HPRE_DIV1 (0x00000000UL)
10647#define RCC_CFGR_HPRE_DIV2 (0x00000080UL)
10648#define RCC_CFGR_HPRE_DIV4 (0x00000090UL)
10649#define RCC_CFGR_HPRE_DIV8 (0x000000A0UL)
10650#define RCC_CFGR_HPRE_DIV16 (0x000000B0UL)
10651#define RCC_CFGR_HPRE_DIV64 (0x000000C0UL)
10652#define RCC_CFGR_HPRE_DIV128 (0x000000D0UL)
10653#define RCC_CFGR_HPRE_DIV256 (0x000000E0UL)
10654#define RCC_CFGR_HPRE_DIV512 (0x000000F0UL)
10657#define RCC_CFGR_PPRE1_Pos (8U)
10658#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)
10659#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk
10660#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)
10661#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)
10662#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)
10664#define RCC_CFGR_PPRE1_DIV1 (0x00000000UL)
10665#define RCC_CFGR_PPRE1_DIV2 (0x00000400UL)
10666#define RCC_CFGR_PPRE1_DIV4 (0x00000500UL)
10667#define RCC_CFGR_PPRE1_DIV8 (0x00000600UL)
10668#define RCC_CFGR_PPRE1_DIV16 (0x00000700UL)
10671#define RCC_CFGR_PPRE2_Pos (11U)
10672#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)
10673#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk
10674#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)
10675#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)
10676#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)
10678#define RCC_CFGR_PPRE2_DIV1 (0x00000000UL)
10679#define RCC_CFGR_PPRE2_DIV2 (0x00002000UL)
10680#define RCC_CFGR_PPRE2_DIV4 (0x00002800UL)
10681#define RCC_CFGR_PPRE2_DIV8 (0x00003000UL)
10682#define RCC_CFGR_PPRE2_DIV16 (0x00003800UL)
10684#define RCC_CFGR_STOPWUCK_Pos (15U)
10685#define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos)
10686#define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk
10689#define RCC_CFGR_MCOSEL_Pos (24U)
10690#define RCC_CFGR_MCOSEL_Msk (0x7UL << RCC_CFGR_MCOSEL_Pos)
10691#define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk
10692#define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos)
10693#define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos)
10694#define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos)
10696#define RCC_CFGR_MCOPRE_Pos (28U)
10697#define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos)
10698#define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk
10699#define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos)
10700#define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos)
10701#define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos)
10703#define RCC_CFGR_MCOPRE_DIV1 (0x00000000UL)
10704#define RCC_CFGR_MCOPRE_DIV2 (0x10000000UL)
10705#define RCC_CFGR_MCOPRE_DIV4 (0x20000000UL)
10706#define RCC_CFGR_MCOPRE_DIV8 (0x30000000UL)
10707#define RCC_CFGR_MCOPRE_DIV16 (0x40000000UL)
10709/* Legacy aliases */
10710#define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE
10711#define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1
10712#define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2
10713#define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4
10714#define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8
10715#define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16
10716
10717/******************** Bit definition for RCC_PLLCFGR register ***************/
10718#define RCC_PLLCFGR_PLLSRC_Pos (0U)
10719#define RCC_PLLCFGR_PLLSRC_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)
10720#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
10721
10722#define RCC_PLLCFGR_PLLSRC_MSI_Pos (0U)
10723#define RCC_PLLCFGR_PLLSRC_MSI_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_MSI_Pos)
10724#define RCC_PLLCFGR_PLLSRC_MSI RCC_PLLCFGR_PLLSRC_MSI_Msk
10725#define RCC_PLLCFGR_PLLSRC_HSI_Pos (1U)
10726#define RCC_PLLCFGR_PLLSRC_HSI_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos)
10727#define RCC_PLLCFGR_PLLSRC_HSI RCC_PLLCFGR_PLLSRC_HSI_Msk
10728#define RCC_PLLCFGR_PLLSRC_HSE_Pos (0U)
10729#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)
10730#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
10732#define RCC_PLLCFGR_PLLM_Pos (4U)
10733#define RCC_PLLCFGR_PLLM_Msk (0x7UL << RCC_PLLCFGR_PLLM_Pos)
10734#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
10735#define RCC_PLLCFGR_PLLM_0 (0x1UL << RCC_PLLCFGR_PLLM_Pos)
10736#define RCC_PLLCFGR_PLLM_1 (0x2UL << RCC_PLLCFGR_PLLM_Pos)
10737#define RCC_PLLCFGR_PLLM_2 (0x4UL << RCC_PLLCFGR_PLLM_Pos)
10739#define RCC_PLLCFGR_PLLN_Pos (8U)
10740#define RCC_PLLCFGR_PLLN_Msk (0x7FUL << RCC_PLLCFGR_PLLN_Pos)
10741#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
10742#define RCC_PLLCFGR_PLLN_0 (0x01UL << RCC_PLLCFGR_PLLN_Pos)
10743#define RCC_PLLCFGR_PLLN_1 (0x02UL << RCC_PLLCFGR_PLLN_Pos)
10744#define RCC_PLLCFGR_PLLN_2 (0x04UL << RCC_PLLCFGR_PLLN_Pos)
10745#define RCC_PLLCFGR_PLLN_3 (0x08UL << RCC_PLLCFGR_PLLN_Pos)
10746#define RCC_PLLCFGR_PLLN_4 (0x10UL << RCC_PLLCFGR_PLLN_Pos)
10747#define RCC_PLLCFGR_PLLN_5 (0x20UL << RCC_PLLCFGR_PLLN_Pos)
10748#define RCC_PLLCFGR_PLLN_6 (0x40UL << RCC_PLLCFGR_PLLN_Pos)
10750#define RCC_PLLCFGR_PLLPEN_Pos (16U)
10751#define RCC_PLLCFGR_PLLPEN_Msk (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)
10752#define RCC_PLLCFGR_PLLPEN RCC_PLLCFGR_PLLPEN_Msk
10753#define RCC_PLLCFGR_PLLP_Pos (17U)
10754#define RCC_PLLCFGR_PLLP_Msk (0x1UL << RCC_PLLCFGR_PLLP_Pos)
10755#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
10756#define RCC_PLLCFGR_PLLQEN_Pos (20U)
10757#define RCC_PLLCFGR_PLLQEN_Msk (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)
10758#define RCC_PLLCFGR_PLLQEN RCC_PLLCFGR_PLLQEN_Msk
10759
10760#define RCC_PLLCFGR_PLLQ_Pos (21U)
10761#define RCC_PLLCFGR_PLLQ_Msk (0x3UL << RCC_PLLCFGR_PLLQ_Pos)
10762#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
10763#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)
10764#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)
10766#define RCC_PLLCFGR_PLLREN_Pos (24U)
10767#define RCC_PLLCFGR_PLLREN_Msk (0x1UL << RCC_PLLCFGR_PLLREN_Pos)
10768#define RCC_PLLCFGR_PLLREN RCC_PLLCFGR_PLLREN_Msk
10769#define RCC_PLLCFGR_PLLR_Pos (25U)
10770#define RCC_PLLCFGR_PLLR_Msk (0x3UL << RCC_PLLCFGR_PLLR_Pos)
10771#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk
10772#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)
10773#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)
10775/******************** Bit definition for RCC_PLLSAI1CFGR register ************/
10776#define RCC_PLLSAI1CFGR_PLLSAI1N_Pos (8U)
10777#define RCC_PLLSAI1CFGR_PLLSAI1N_Msk (0x7FUL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10778#define RCC_PLLSAI1CFGR_PLLSAI1N RCC_PLLSAI1CFGR_PLLSAI1N_Msk
10779#define RCC_PLLSAI1CFGR_PLLSAI1N_0 (0x01UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10780#define RCC_PLLSAI1CFGR_PLLSAI1N_1 (0x02UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10781#define RCC_PLLSAI1CFGR_PLLSAI1N_2 (0x04UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10782#define RCC_PLLSAI1CFGR_PLLSAI1N_3 (0x08UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10783#define RCC_PLLSAI1CFGR_PLLSAI1N_4 (0x10UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10784#define RCC_PLLSAI1CFGR_PLLSAI1N_5 (0x20UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10785#define RCC_PLLSAI1CFGR_PLLSAI1N_6 (0x40UL << RCC_PLLSAI1CFGR_PLLSAI1N_Pos)
10787#define RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos (16U)
10788#define RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos)
10789#define RCC_PLLSAI1CFGR_PLLSAI1PEN RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk
10790#define RCC_PLLSAI1CFGR_PLLSAI1P_Pos (17U)
10791#define RCC_PLLSAI1CFGR_PLLSAI1P_Msk (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1P_Pos)
10792#define RCC_PLLSAI1CFGR_PLLSAI1P RCC_PLLSAI1CFGR_PLLSAI1P_Msk
10793
10794#define RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos (20U)
10795#define RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos)
10796#define RCC_PLLSAI1CFGR_PLLSAI1QEN RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk
10797#define RCC_PLLSAI1CFGR_PLLSAI1Q_Pos (21U)
10798#define RCC_PLLSAI1CFGR_PLLSAI1Q_Msk (0x3UL << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)
10799#define RCC_PLLSAI1CFGR_PLLSAI1Q RCC_PLLSAI1CFGR_PLLSAI1Q_Msk
10800#define RCC_PLLSAI1CFGR_PLLSAI1Q_0 (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)
10801#define RCC_PLLSAI1CFGR_PLLSAI1Q_1 (0x2UL << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)
10803#define RCC_PLLSAI1CFGR_PLLSAI1REN_Pos (24U)
10804#define RCC_PLLSAI1CFGR_PLLSAI1REN_Msk (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1REN_Pos)
10805#define RCC_PLLSAI1CFGR_PLLSAI1REN RCC_PLLSAI1CFGR_PLLSAI1REN_Msk
10806#define RCC_PLLSAI1CFGR_PLLSAI1R_Pos (25U)
10807#define RCC_PLLSAI1CFGR_PLLSAI1R_Msk (0x3UL << RCC_PLLSAI1CFGR_PLLSAI1R_Pos)
10808#define RCC_PLLSAI1CFGR_PLLSAI1R RCC_PLLSAI1CFGR_PLLSAI1R_Msk
10809#define RCC_PLLSAI1CFGR_PLLSAI1R_0 (0x1UL << RCC_PLLSAI1CFGR_PLLSAI1R_Pos)
10810#define RCC_PLLSAI1CFGR_PLLSAI1R_1 (0x2UL << RCC_PLLSAI1CFGR_PLLSAI1R_Pos)
10812/******************** Bit definition for RCC_PLLSAI2CFGR register ************/
10813#define RCC_PLLSAI2CFGR_PLLSAI2N_Pos (8U)
10814#define RCC_PLLSAI2CFGR_PLLSAI2N_Msk (0x7FUL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10815#define RCC_PLLSAI2CFGR_PLLSAI2N RCC_PLLSAI2CFGR_PLLSAI2N_Msk
10816#define RCC_PLLSAI2CFGR_PLLSAI2N_0 (0x01UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10817#define RCC_PLLSAI2CFGR_PLLSAI2N_1 (0x02UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10818#define RCC_PLLSAI2CFGR_PLLSAI2N_2 (0x04UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10819#define RCC_PLLSAI2CFGR_PLLSAI2N_3 (0x08UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10820#define RCC_PLLSAI2CFGR_PLLSAI2N_4 (0x10UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10821#define RCC_PLLSAI2CFGR_PLLSAI2N_5 (0x20UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10822#define RCC_PLLSAI2CFGR_PLLSAI2N_6 (0x40UL << RCC_PLLSAI2CFGR_PLLSAI2N_Pos)
10824#define RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos (16U)
10825#define RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk (0x1UL << RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos)
10826#define RCC_PLLSAI2CFGR_PLLSAI2PEN RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk
10827#define RCC_PLLSAI2CFGR_PLLSAI2P_Pos (17U)
10828#define RCC_PLLSAI2CFGR_PLLSAI2P_Msk (0x1UL << RCC_PLLSAI2CFGR_PLLSAI2P_Pos)
10829#define RCC_PLLSAI2CFGR_PLLSAI2P RCC_PLLSAI2CFGR_PLLSAI2P_Msk
10830
10831#define RCC_PLLSAI2CFGR_PLLSAI2REN_Pos (24U)
10832#define RCC_PLLSAI2CFGR_PLLSAI2REN_Msk (0x1UL << RCC_PLLSAI2CFGR_PLLSAI2REN_Pos)
10833#define RCC_PLLSAI2CFGR_PLLSAI2REN RCC_PLLSAI2CFGR_PLLSAI2REN_Msk
10834#define RCC_PLLSAI2CFGR_PLLSAI2R_Pos (25U)
10835#define RCC_PLLSAI2CFGR_PLLSAI2R_Msk (0x3UL << RCC_PLLSAI2CFGR_PLLSAI2R_Pos)
10836#define RCC_PLLSAI2CFGR_PLLSAI2R RCC_PLLSAI2CFGR_PLLSAI2R_Msk
10837#define RCC_PLLSAI2CFGR_PLLSAI2R_0 (0x1UL << RCC_PLLSAI2CFGR_PLLSAI2R_Pos)
10838#define RCC_PLLSAI2CFGR_PLLSAI2R_1 (0x2UL << RCC_PLLSAI2CFGR_PLLSAI2R_Pos)
10840/******************** Bit definition for RCC_CIER register ******************/
10841#define RCC_CIER_LSIRDYIE_Pos (0U)
10842#define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos)
10843#define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk
10844#define RCC_CIER_LSERDYIE_Pos (1U)
10845#define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos)
10846#define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk
10847#define RCC_CIER_MSIRDYIE_Pos (2U)
10848#define RCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos)
10849#define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk
10850#define RCC_CIER_HSIRDYIE_Pos (3U)
10851#define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos)
10852#define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk
10853#define RCC_CIER_HSERDYIE_Pos (4U)
10854#define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos)
10855#define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk
10856#define RCC_CIER_PLLRDYIE_Pos (5U)
10857#define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos)
10858#define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk
10859#define RCC_CIER_PLLSAI1RDYIE_Pos (6U)
10860#define RCC_CIER_PLLSAI1RDYIE_Msk (0x1UL << RCC_CIER_PLLSAI1RDYIE_Pos)
10861#define RCC_CIER_PLLSAI1RDYIE RCC_CIER_PLLSAI1RDYIE_Msk
10862#define RCC_CIER_PLLSAI2RDYIE_Pos (7U)
10863#define RCC_CIER_PLLSAI2RDYIE_Msk (0x1UL << RCC_CIER_PLLSAI2RDYIE_Pos)
10864#define RCC_CIER_PLLSAI2RDYIE RCC_CIER_PLLSAI2RDYIE_Msk
10865#define RCC_CIER_LSECSSIE_Pos (9U)
10866#define RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos)
10867#define RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk
10868
10869/******************** Bit definition for RCC_CIFR register ******************/
10870#define RCC_CIFR_LSIRDYF_Pos (0U)
10871#define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos)
10872#define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk
10873#define RCC_CIFR_LSERDYF_Pos (1U)
10874#define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos)
10875#define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk
10876#define RCC_CIFR_MSIRDYF_Pos (2U)
10877#define RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos)
10878#define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk
10879#define RCC_CIFR_HSIRDYF_Pos (3U)
10880#define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos)
10881#define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk
10882#define RCC_CIFR_HSERDYF_Pos (4U)
10883#define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos)
10884#define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk
10885#define RCC_CIFR_PLLRDYF_Pos (5U)
10886#define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos)
10887#define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk
10888#define RCC_CIFR_PLLSAI1RDYF_Pos (6U)
10889#define RCC_CIFR_PLLSAI1RDYF_Msk (0x1UL << RCC_CIFR_PLLSAI1RDYF_Pos)
10890#define RCC_CIFR_PLLSAI1RDYF RCC_CIFR_PLLSAI1RDYF_Msk
10891#define RCC_CIFR_PLLSAI2RDYF_Pos (7U)
10892#define RCC_CIFR_PLLSAI2RDYF_Msk (0x1UL << RCC_CIFR_PLLSAI2RDYF_Pos)
10893#define RCC_CIFR_PLLSAI2RDYF RCC_CIFR_PLLSAI2RDYF_Msk
10894#define RCC_CIFR_CSSF_Pos (8U)
10895#define RCC_CIFR_CSSF_Msk (0x1UL << RCC_CIFR_CSSF_Pos)
10896#define RCC_CIFR_CSSF RCC_CIFR_CSSF_Msk
10897#define RCC_CIFR_LSECSSF_Pos (9U)
10898#define RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos)
10899#define RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk
10900
10901/******************** Bit definition for RCC_CICR register ******************/
10902#define RCC_CICR_LSIRDYC_Pos (0U)
10903#define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos)
10904#define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk
10905#define RCC_CICR_LSERDYC_Pos (1U)
10906#define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos)
10907#define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk
10908#define RCC_CICR_MSIRDYC_Pos (2U)
10909#define RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos)
10910#define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk
10911#define RCC_CICR_HSIRDYC_Pos (3U)
10912#define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos)
10913#define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk
10914#define RCC_CICR_HSERDYC_Pos (4U)
10915#define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos)
10916#define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk
10917#define RCC_CICR_PLLRDYC_Pos (5U)
10918#define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos)
10919#define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk
10920#define RCC_CICR_PLLSAI1RDYC_Pos (6U)
10921#define RCC_CICR_PLLSAI1RDYC_Msk (0x1UL << RCC_CICR_PLLSAI1RDYC_Pos)
10922#define RCC_CICR_PLLSAI1RDYC RCC_CICR_PLLSAI1RDYC_Msk
10923#define RCC_CICR_PLLSAI2RDYC_Pos (7U)
10924#define RCC_CICR_PLLSAI2RDYC_Msk (0x1UL << RCC_CICR_PLLSAI2RDYC_Pos)
10925#define RCC_CICR_PLLSAI2RDYC RCC_CICR_PLLSAI2RDYC_Msk
10926#define RCC_CICR_CSSC_Pos (8U)
10927#define RCC_CICR_CSSC_Msk (0x1UL << RCC_CICR_CSSC_Pos)
10928#define RCC_CICR_CSSC RCC_CICR_CSSC_Msk
10929#define RCC_CICR_LSECSSC_Pos (9U)
10930#define RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos)
10931#define RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk
10932
10933/******************** Bit definition for RCC_AHB1RSTR register **************/
10934#define RCC_AHB1RSTR_DMA1RST_Pos (0U)
10935#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
10936#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
10937#define RCC_AHB1RSTR_DMA2RST_Pos (1U)
10938#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
10939#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
10940#define RCC_AHB1RSTR_FLASHRST_Pos (8U)
10941#define RCC_AHB1RSTR_FLASHRST_Msk (0x1UL << RCC_AHB1RSTR_FLASHRST_Pos)
10942#define RCC_AHB1RSTR_FLASHRST RCC_AHB1RSTR_FLASHRST_Msk
10943#define RCC_AHB1RSTR_CRCRST_Pos (12U)
10944#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)
10945#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk
10946#define RCC_AHB1RSTR_TSCRST_Pos (16U)
10947#define RCC_AHB1RSTR_TSCRST_Msk (0x1UL << RCC_AHB1RSTR_TSCRST_Pos)
10948#define RCC_AHB1RSTR_TSCRST RCC_AHB1RSTR_TSCRST_Msk
10949
10950/******************** Bit definition for RCC_AHB2RSTR register **************/
10951#define RCC_AHB2RSTR_GPIOARST_Pos (0U)
10952#define RCC_AHB2RSTR_GPIOARST_Msk (0x1UL << RCC_AHB2RSTR_GPIOARST_Pos)
10953#define RCC_AHB2RSTR_GPIOARST RCC_AHB2RSTR_GPIOARST_Msk
10954#define RCC_AHB2RSTR_GPIOBRST_Pos (1U)
10955#define RCC_AHB2RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOBRST_Pos)
10956#define RCC_AHB2RSTR_GPIOBRST RCC_AHB2RSTR_GPIOBRST_Msk
10957#define RCC_AHB2RSTR_GPIOCRST_Pos (2U)
10958#define RCC_AHB2RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOCRST_Pos)
10959#define RCC_AHB2RSTR_GPIOCRST RCC_AHB2RSTR_GPIOCRST_Msk
10960#define RCC_AHB2RSTR_GPIODRST_Pos (3U)
10961#define RCC_AHB2RSTR_GPIODRST_Msk (0x1UL << RCC_AHB2RSTR_GPIODRST_Pos)
10962#define RCC_AHB2RSTR_GPIODRST RCC_AHB2RSTR_GPIODRST_Msk
10963#define RCC_AHB2RSTR_GPIOERST_Pos (4U)
10964#define RCC_AHB2RSTR_GPIOERST_Msk (0x1UL << RCC_AHB2RSTR_GPIOERST_Pos)
10965#define RCC_AHB2RSTR_GPIOERST RCC_AHB2RSTR_GPIOERST_Msk
10966#define RCC_AHB2RSTR_GPIOFRST_Pos (5U)
10967#define RCC_AHB2RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOFRST_Pos)
10968#define RCC_AHB2RSTR_GPIOFRST RCC_AHB2RSTR_GPIOFRST_Msk
10969#define RCC_AHB2RSTR_GPIOGRST_Pos (6U)
10970#define RCC_AHB2RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOGRST_Pos)
10971#define RCC_AHB2RSTR_GPIOGRST RCC_AHB2RSTR_GPIOGRST_Msk
10972#define RCC_AHB2RSTR_GPIOHRST_Pos (7U)
10973#define RCC_AHB2RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOHRST_Pos)
10974#define RCC_AHB2RSTR_GPIOHRST RCC_AHB2RSTR_GPIOHRST_Msk
10975#define RCC_AHB2RSTR_OTGFSRST_Pos (12U)
10976#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)
10977#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk
10978#define RCC_AHB2RSTR_ADCRST_Pos (13U)
10979#define RCC_AHB2RSTR_ADCRST_Msk (0x1UL << RCC_AHB2RSTR_ADCRST_Pos)
10980#define RCC_AHB2RSTR_ADCRST RCC_AHB2RSTR_ADCRST_Msk
10981#define RCC_AHB2RSTR_RNGRST_Pos (18U)
10982#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
10983#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
10984
10985/******************** Bit definition for RCC_AHB3RSTR register **************/
10986#define RCC_AHB3RSTR_FMCRST_Pos (0U)
10987#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)
10988#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk
10989#define RCC_AHB3RSTR_QSPIRST_Pos (8U)
10990#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)
10991#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk
10992
10993/******************** Bit definition for RCC_APB1RSTR1 register **************/
10994#define RCC_APB1RSTR1_TIM2RST_Pos (0U)
10995#define RCC_APB1RSTR1_TIM2RST_Msk (0x1UL << RCC_APB1RSTR1_TIM2RST_Pos)
10996#define RCC_APB1RSTR1_TIM2RST RCC_APB1RSTR1_TIM2RST_Msk
10997#define RCC_APB1RSTR1_TIM3RST_Pos (1U)
10998#define RCC_APB1RSTR1_TIM3RST_Msk (0x1UL << RCC_APB1RSTR1_TIM3RST_Pos)
10999#define RCC_APB1RSTR1_TIM3RST RCC_APB1RSTR1_TIM3RST_Msk
11000#define RCC_APB1RSTR1_TIM4RST_Pos (2U)
11001#define RCC_APB1RSTR1_TIM4RST_Msk (0x1UL << RCC_APB1RSTR1_TIM4RST_Pos)
11002#define RCC_APB1RSTR1_TIM4RST RCC_APB1RSTR1_TIM4RST_Msk
11003#define RCC_APB1RSTR1_TIM5RST_Pos (3U)
11004#define RCC_APB1RSTR1_TIM5RST_Msk (0x1UL << RCC_APB1RSTR1_TIM5RST_Pos)
11005#define RCC_APB1RSTR1_TIM5RST RCC_APB1RSTR1_TIM5RST_Msk
11006#define RCC_APB1RSTR1_TIM6RST_Pos (4U)
11007#define RCC_APB1RSTR1_TIM6RST_Msk (0x1UL << RCC_APB1RSTR1_TIM6RST_Pos)
11008#define RCC_APB1RSTR1_TIM6RST RCC_APB1RSTR1_TIM6RST_Msk
11009#define RCC_APB1RSTR1_TIM7RST_Pos (5U)
11010#define RCC_APB1RSTR1_TIM7RST_Msk (0x1UL << RCC_APB1RSTR1_TIM7RST_Pos)
11011#define RCC_APB1RSTR1_TIM7RST RCC_APB1RSTR1_TIM7RST_Msk
11012#define RCC_APB1RSTR1_SPI2RST_Pos (14U)
11013#define RCC_APB1RSTR1_SPI2RST_Msk (0x1UL << RCC_APB1RSTR1_SPI2RST_Pos)
11014#define RCC_APB1RSTR1_SPI2RST RCC_APB1RSTR1_SPI2RST_Msk
11015#define RCC_APB1RSTR1_SPI3RST_Pos (15U)
11016#define RCC_APB1RSTR1_SPI3RST_Msk (0x1UL << RCC_APB1RSTR1_SPI3RST_Pos)
11017#define RCC_APB1RSTR1_SPI3RST RCC_APB1RSTR1_SPI3RST_Msk
11018#define RCC_APB1RSTR1_USART2RST_Pos (17U)
11019#define RCC_APB1RSTR1_USART2RST_Msk (0x1UL << RCC_APB1RSTR1_USART2RST_Pos)
11020#define RCC_APB1RSTR1_USART2RST RCC_APB1RSTR1_USART2RST_Msk
11021#define RCC_APB1RSTR1_USART3RST_Pos (18U)
11022#define RCC_APB1RSTR1_USART3RST_Msk (0x1UL << RCC_APB1RSTR1_USART3RST_Pos)
11023#define RCC_APB1RSTR1_USART3RST RCC_APB1RSTR1_USART3RST_Msk
11024#define RCC_APB1RSTR1_UART4RST_Pos (19U)
11025#define RCC_APB1RSTR1_UART4RST_Msk (0x1UL << RCC_APB1RSTR1_UART4RST_Pos)
11026#define RCC_APB1RSTR1_UART4RST RCC_APB1RSTR1_UART4RST_Msk
11027#define RCC_APB1RSTR1_UART5RST_Pos (20U)
11028#define RCC_APB1RSTR1_UART5RST_Msk (0x1UL << RCC_APB1RSTR1_UART5RST_Pos)
11029#define RCC_APB1RSTR1_UART5RST RCC_APB1RSTR1_UART5RST_Msk
11030#define RCC_APB1RSTR1_I2C1RST_Pos (21U)
11031#define RCC_APB1RSTR1_I2C1RST_Msk (0x1UL << RCC_APB1RSTR1_I2C1RST_Pos)
11032#define RCC_APB1RSTR1_I2C1RST RCC_APB1RSTR1_I2C1RST_Msk
11033#define RCC_APB1RSTR1_I2C2RST_Pos (22U)
11034#define RCC_APB1RSTR1_I2C2RST_Msk (0x1UL << RCC_APB1RSTR1_I2C2RST_Pos)
11035#define RCC_APB1RSTR1_I2C2RST RCC_APB1RSTR1_I2C2RST_Msk
11036#define RCC_APB1RSTR1_I2C3RST_Pos (23U)
11037#define RCC_APB1RSTR1_I2C3RST_Msk (0x1UL << RCC_APB1RSTR1_I2C3RST_Pos)
11038#define RCC_APB1RSTR1_I2C3RST RCC_APB1RSTR1_I2C3RST_Msk
11039#define RCC_APB1RSTR1_CAN1RST_Pos (25U)
11040#define RCC_APB1RSTR1_CAN1RST_Msk (0x1UL << RCC_APB1RSTR1_CAN1RST_Pos)
11041#define RCC_APB1RSTR1_CAN1RST RCC_APB1RSTR1_CAN1RST_Msk
11042#define RCC_APB1RSTR1_PWRRST_Pos (28U)
11043#define RCC_APB1RSTR1_PWRRST_Msk (0x1UL << RCC_APB1RSTR1_PWRRST_Pos)
11044#define RCC_APB1RSTR1_PWRRST RCC_APB1RSTR1_PWRRST_Msk
11045#define RCC_APB1RSTR1_DAC1RST_Pos (29U)
11046#define RCC_APB1RSTR1_DAC1RST_Msk (0x1UL << RCC_APB1RSTR1_DAC1RST_Pos)
11047#define RCC_APB1RSTR1_DAC1RST RCC_APB1RSTR1_DAC1RST_Msk
11048#define RCC_APB1RSTR1_OPAMPRST_Pos (30U)
11049#define RCC_APB1RSTR1_OPAMPRST_Msk (0x1UL << RCC_APB1RSTR1_OPAMPRST_Pos)
11050#define RCC_APB1RSTR1_OPAMPRST RCC_APB1RSTR1_OPAMPRST_Msk
11051#define RCC_APB1RSTR1_LPTIM1RST_Pos (31U)
11052#define RCC_APB1RSTR1_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR1_LPTIM1RST_Pos)
11053#define RCC_APB1RSTR1_LPTIM1RST RCC_APB1RSTR1_LPTIM1RST_Msk
11054
11055/******************** Bit definition for RCC_APB1RSTR2 register **************/
11056#define RCC_APB1RSTR2_LPUART1RST_Pos (0U)
11057#define RCC_APB1RSTR2_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR2_LPUART1RST_Pos)
11058#define RCC_APB1RSTR2_LPUART1RST RCC_APB1RSTR2_LPUART1RST_Msk
11059#define RCC_APB1RSTR2_SWPMI1RST_Pos (2U)
11060#define RCC_APB1RSTR2_SWPMI1RST_Msk (0x1UL << RCC_APB1RSTR2_SWPMI1RST_Pos)
11061#define RCC_APB1RSTR2_SWPMI1RST RCC_APB1RSTR2_SWPMI1RST_Msk
11062#define RCC_APB1RSTR2_LPTIM2RST_Pos (5U)
11063#define RCC_APB1RSTR2_LPTIM2RST_Msk (0x1UL << RCC_APB1RSTR2_LPTIM2RST_Pos)
11064#define RCC_APB1RSTR2_LPTIM2RST RCC_APB1RSTR2_LPTIM2RST_Msk
11065
11066/******************** Bit definition for RCC_APB2RSTR register **************/
11067#define RCC_APB2RSTR_SYSCFGRST_Pos (0U)
11068#define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
11069#define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk
11070#define RCC_APB2RSTR_SDMMC1RST_Pos (10U)
11071#define RCC_APB2RSTR_SDMMC1RST_Msk (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)
11072#define RCC_APB2RSTR_SDMMC1RST RCC_APB2RSTR_SDMMC1RST_Msk
11073#define RCC_APB2RSTR_TIM1RST_Pos (11U)
11074#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
11075#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
11076#define RCC_APB2RSTR_SPI1RST_Pos (12U)
11077#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
11078#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
11079#define RCC_APB2RSTR_TIM8RST_Pos (13U)
11080#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
11081#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
11082#define RCC_APB2RSTR_USART1RST_Pos (14U)
11083#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
11084#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
11085#define RCC_APB2RSTR_TIM15RST_Pos (16U)
11086#define RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos)
11087#define RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk
11088#define RCC_APB2RSTR_TIM16RST_Pos (17U)
11089#define RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos)
11090#define RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk
11091#define RCC_APB2RSTR_TIM17RST_Pos (18U)
11092#define RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos)
11093#define RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk
11094#define RCC_APB2RSTR_SAI1RST_Pos (21U)
11095#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)
11096#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
11097#define RCC_APB2RSTR_SAI2RST_Pos (22U)
11098#define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)
11099#define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk
11100#define RCC_APB2RSTR_DFSDM1RST_Pos (24U)
11101#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)
11102#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
11103
11104/******************** Bit definition for RCC_AHB1ENR register ***************/
11105#define RCC_AHB1ENR_DMA1EN_Pos (0U)
11106#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
11107#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
11108#define RCC_AHB1ENR_DMA2EN_Pos (1U)
11109#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
11110#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
11111#define RCC_AHB1ENR_FLASHEN_Pos (8U)
11112#define RCC_AHB1ENR_FLASHEN_Msk (0x1UL << RCC_AHB1ENR_FLASHEN_Pos)
11113#define RCC_AHB1ENR_FLASHEN RCC_AHB1ENR_FLASHEN_Msk
11114#define RCC_AHB1ENR_CRCEN_Pos (12U)
11115#define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)
11116#define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk
11117#define RCC_AHB1ENR_TSCEN_Pos (16U)
11118#define RCC_AHB1ENR_TSCEN_Msk (0x1UL << RCC_AHB1ENR_TSCEN_Pos)
11119#define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk
11120
11121/******************** Bit definition for RCC_AHB2ENR register ***************/
11122#define RCC_AHB2ENR_GPIOAEN_Pos (0U)
11123#define RCC_AHB2ENR_GPIOAEN_Msk (0x1UL << RCC_AHB2ENR_GPIOAEN_Pos)
11124#define RCC_AHB2ENR_GPIOAEN RCC_AHB2ENR_GPIOAEN_Msk
11125#define RCC_AHB2ENR_GPIOBEN_Pos (1U)
11126#define RCC_AHB2ENR_GPIOBEN_Msk (0x1UL << RCC_AHB2ENR_GPIOBEN_Pos)
11127#define RCC_AHB2ENR_GPIOBEN RCC_AHB2ENR_GPIOBEN_Msk
11128#define RCC_AHB2ENR_GPIOCEN_Pos (2U)
11129#define RCC_AHB2ENR_GPIOCEN_Msk (0x1UL << RCC_AHB2ENR_GPIOCEN_Pos)
11130#define RCC_AHB2ENR_GPIOCEN RCC_AHB2ENR_GPIOCEN_Msk
11131#define RCC_AHB2ENR_GPIODEN_Pos (3U)
11132#define RCC_AHB2ENR_GPIODEN_Msk (0x1UL << RCC_AHB2ENR_GPIODEN_Pos)
11133#define RCC_AHB2ENR_GPIODEN RCC_AHB2ENR_GPIODEN_Msk
11134#define RCC_AHB2ENR_GPIOEEN_Pos (4U)
11135#define RCC_AHB2ENR_GPIOEEN_Msk (0x1UL << RCC_AHB2ENR_GPIOEEN_Pos)
11136#define RCC_AHB2ENR_GPIOEEN RCC_AHB2ENR_GPIOEEN_Msk
11137#define RCC_AHB2ENR_GPIOFEN_Pos (5U)
11138#define RCC_AHB2ENR_GPIOFEN_Msk (0x1UL << RCC_AHB2ENR_GPIOFEN_Pos)
11139#define RCC_AHB2ENR_GPIOFEN RCC_AHB2ENR_GPIOFEN_Msk
11140#define RCC_AHB2ENR_GPIOGEN_Pos (6U)
11141#define RCC_AHB2ENR_GPIOGEN_Msk (0x1UL << RCC_AHB2ENR_GPIOGEN_Pos)
11142#define RCC_AHB2ENR_GPIOGEN RCC_AHB2ENR_GPIOGEN_Msk
11143#define RCC_AHB2ENR_GPIOHEN_Pos (7U)
11144#define RCC_AHB2ENR_GPIOHEN_Msk (0x1UL << RCC_AHB2ENR_GPIOHEN_Pos)
11145#define RCC_AHB2ENR_GPIOHEN RCC_AHB2ENR_GPIOHEN_Msk
11146#define RCC_AHB2ENR_OTGFSEN_Pos (12U)
11147#define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)
11148#define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk
11149#define RCC_AHB2ENR_ADCEN_Pos (13U)
11150#define RCC_AHB2ENR_ADCEN_Msk (0x1UL << RCC_AHB2ENR_ADCEN_Pos)
11151#define RCC_AHB2ENR_ADCEN RCC_AHB2ENR_ADCEN_Msk
11152#define RCC_AHB2ENR_RNGEN_Pos (18U)
11153#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
11154#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
11155
11156/******************** Bit definition for RCC_AHB3ENR register ***************/
11157#define RCC_AHB3ENR_FMCEN_Pos (0U)
11158#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)
11159#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk
11160#define RCC_AHB3ENR_QSPIEN_Pos (8U)
11161#define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)
11162#define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk
11163
11164/******************** Bit definition for RCC_APB1ENR1 register ***************/
11165#define RCC_APB1ENR1_TIM2EN_Pos (0U)
11166#define RCC_APB1ENR1_TIM2EN_Msk (0x1UL << RCC_APB1ENR1_TIM2EN_Pos)
11167#define RCC_APB1ENR1_TIM2EN RCC_APB1ENR1_TIM2EN_Msk
11168#define RCC_APB1ENR1_TIM3EN_Pos (1U)
11169#define RCC_APB1ENR1_TIM3EN_Msk (0x1UL << RCC_APB1ENR1_TIM3EN_Pos)
11170#define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk
11171#define RCC_APB1ENR1_TIM4EN_Pos (2U)
11172#define RCC_APB1ENR1_TIM4EN_Msk (0x1UL << RCC_APB1ENR1_TIM4EN_Pos)
11173#define RCC_APB1ENR1_TIM4EN RCC_APB1ENR1_TIM4EN_Msk
11174#define RCC_APB1ENR1_TIM5EN_Pos (3U)
11175#define RCC_APB1ENR1_TIM5EN_Msk (0x1UL << RCC_APB1ENR1_TIM5EN_Pos)
11176#define RCC_APB1ENR1_TIM5EN RCC_APB1ENR1_TIM5EN_Msk
11177#define RCC_APB1ENR1_TIM6EN_Pos (4U)
11178#define RCC_APB1ENR1_TIM6EN_Msk (0x1UL << RCC_APB1ENR1_TIM6EN_Pos)
11179#define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk
11180#define RCC_APB1ENR1_TIM7EN_Pos (5U)
11181#define RCC_APB1ENR1_TIM7EN_Msk (0x1UL << RCC_APB1ENR1_TIM7EN_Pos)
11182#define RCC_APB1ENR1_TIM7EN RCC_APB1ENR1_TIM7EN_Msk
11183#define RCC_APB1ENR1_WWDGEN_Pos (11U)
11184#define RCC_APB1ENR1_WWDGEN_Msk (0x1UL << RCC_APB1ENR1_WWDGEN_Pos)
11185#define RCC_APB1ENR1_WWDGEN RCC_APB1ENR1_WWDGEN_Msk
11186#define RCC_APB1ENR1_SPI2EN_Pos (14U)
11187#define RCC_APB1ENR1_SPI2EN_Msk (0x1UL << RCC_APB1ENR1_SPI2EN_Pos)
11188#define RCC_APB1ENR1_SPI2EN RCC_APB1ENR1_SPI2EN_Msk
11189#define RCC_APB1ENR1_SPI3EN_Pos (15U)
11190#define RCC_APB1ENR1_SPI3EN_Msk (0x1UL << RCC_APB1ENR1_SPI3EN_Pos)
11191#define RCC_APB1ENR1_SPI3EN RCC_APB1ENR1_SPI3EN_Msk
11192#define RCC_APB1ENR1_USART2EN_Pos (17U)
11193#define RCC_APB1ENR1_USART2EN_Msk (0x1UL << RCC_APB1ENR1_USART2EN_Pos)
11194#define RCC_APB1ENR1_USART2EN RCC_APB1ENR1_USART2EN_Msk
11195#define RCC_APB1ENR1_USART3EN_Pos (18U)
11196#define RCC_APB1ENR1_USART3EN_Msk (0x1UL << RCC_APB1ENR1_USART3EN_Pos)
11197#define RCC_APB1ENR1_USART3EN RCC_APB1ENR1_USART3EN_Msk
11198#define RCC_APB1ENR1_UART4EN_Pos (19U)
11199#define RCC_APB1ENR1_UART4EN_Msk (0x1UL << RCC_APB1ENR1_UART4EN_Pos)
11200#define RCC_APB1ENR1_UART4EN RCC_APB1ENR1_UART4EN_Msk
11201#define RCC_APB1ENR1_UART5EN_Pos (20U)
11202#define RCC_APB1ENR1_UART5EN_Msk (0x1UL << RCC_APB1ENR1_UART5EN_Pos)
11203#define RCC_APB1ENR1_UART5EN RCC_APB1ENR1_UART5EN_Msk
11204#define RCC_APB1ENR1_I2C1EN_Pos (21U)
11205#define RCC_APB1ENR1_I2C1EN_Msk (0x1UL << RCC_APB1ENR1_I2C1EN_Pos)
11206#define RCC_APB1ENR1_I2C1EN RCC_APB1ENR1_I2C1EN_Msk
11207#define RCC_APB1ENR1_I2C2EN_Pos (22U)
11208#define RCC_APB1ENR1_I2C2EN_Msk (0x1UL << RCC_APB1ENR1_I2C2EN_Pos)
11209#define RCC_APB1ENR1_I2C2EN RCC_APB1ENR1_I2C2EN_Msk
11210#define RCC_APB1ENR1_I2C3EN_Pos (23U)
11211#define RCC_APB1ENR1_I2C3EN_Msk (0x1UL << RCC_APB1ENR1_I2C3EN_Pos)
11212#define RCC_APB1ENR1_I2C3EN RCC_APB1ENR1_I2C3EN_Msk
11213#define RCC_APB1ENR1_CAN1EN_Pos (25U)
11214#define RCC_APB1ENR1_CAN1EN_Msk (0x1UL << RCC_APB1ENR1_CAN1EN_Pos)
11215#define RCC_APB1ENR1_CAN1EN RCC_APB1ENR1_CAN1EN_Msk
11216#define RCC_APB1ENR1_PWREN_Pos (28U)
11217#define RCC_APB1ENR1_PWREN_Msk (0x1UL << RCC_APB1ENR1_PWREN_Pos)
11218#define RCC_APB1ENR1_PWREN RCC_APB1ENR1_PWREN_Msk
11219#define RCC_APB1ENR1_DAC1EN_Pos (29U)
11220#define RCC_APB1ENR1_DAC1EN_Msk (0x1UL << RCC_APB1ENR1_DAC1EN_Pos)
11221#define RCC_APB1ENR1_DAC1EN RCC_APB1ENR1_DAC1EN_Msk
11222#define RCC_APB1ENR1_OPAMPEN_Pos (30U)
11223#define RCC_APB1ENR1_OPAMPEN_Msk (0x1UL << RCC_APB1ENR1_OPAMPEN_Pos)
11224#define RCC_APB1ENR1_OPAMPEN RCC_APB1ENR1_OPAMPEN_Msk
11225#define RCC_APB1ENR1_LPTIM1EN_Pos (31U)
11226#define RCC_APB1ENR1_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR1_LPTIM1EN_Pos)
11227#define RCC_APB1ENR1_LPTIM1EN RCC_APB1ENR1_LPTIM1EN_Msk
11228
11229/******************** Bit definition for RCC_APB1RSTR2 register **************/
11230#define RCC_APB1ENR2_LPUART1EN_Pos (0U)
11231#define RCC_APB1ENR2_LPUART1EN_Msk (0x1UL << RCC_APB1ENR2_LPUART1EN_Pos)
11232#define RCC_APB1ENR2_LPUART1EN RCC_APB1ENR2_LPUART1EN_Msk
11233#define RCC_APB1ENR2_SWPMI1EN_Pos (2U)
11234#define RCC_APB1ENR2_SWPMI1EN_Msk (0x1UL << RCC_APB1ENR2_SWPMI1EN_Pos)
11235#define RCC_APB1ENR2_SWPMI1EN RCC_APB1ENR2_SWPMI1EN_Msk
11236#define RCC_APB1ENR2_LPTIM2EN_Pos (5U)
11237#define RCC_APB1ENR2_LPTIM2EN_Msk (0x1UL << RCC_APB1ENR2_LPTIM2EN_Pos)
11238#define RCC_APB1ENR2_LPTIM2EN RCC_APB1ENR2_LPTIM2EN_Msk
11239
11240/******************** Bit definition for RCC_APB2ENR register ***************/
11241#define RCC_APB2ENR_SYSCFGEN_Pos (0U)
11242#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
11243#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk
11244#define RCC_APB2ENR_FWEN_Pos (7U)
11245#define RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos)
11246#define RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk
11247#define RCC_APB2ENR_SDMMC1EN_Pos (10U)
11248#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)
11249#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk
11250#define RCC_APB2ENR_TIM1EN_Pos (11U)
11251#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
11252#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
11253#define RCC_APB2ENR_SPI1EN_Pos (12U)
11254#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
11255#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
11256#define RCC_APB2ENR_TIM8EN_Pos (13U)
11257#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
11258#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
11259#define RCC_APB2ENR_USART1EN_Pos (14U)
11260#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
11261#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
11262#define RCC_APB2ENR_TIM15EN_Pos (16U)
11263#define RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos)
11264#define RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk
11265#define RCC_APB2ENR_TIM16EN_Pos (17U)
11266#define RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos)
11267#define RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk
11268#define RCC_APB2ENR_TIM17EN_Pos (18U)
11269#define RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos)
11270#define RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk
11271#define RCC_APB2ENR_SAI1EN_Pos (21U)
11272#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)
11273#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
11274#define RCC_APB2ENR_SAI2EN_Pos (22U)
11275#define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos)
11276#define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk
11277#define RCC_APB2ENR_DFSDM1EN_Pos (24U)
11278#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)
11279#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
11280
11281/******************** Bit definition for RCC_AHB1SMENR register ***************/
11282#define RCC_AHB1SMENR_DMA1SMEN_Pos (0U)
11283#define RCC_AHB1SMENR_DMA1SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA1SMEN_Pos)
11284#define RCC_AHB1SMENR_DMA1SMEN RCC_AHB1SMENR_DMA1SMEN_Msk
11285#define RCC_AHB1SMENR_DMA2SMEN_Pos (1U)
11286#define RCC_AHB1SMENR_DMA2SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA2SMEN_Pos)
11287#define RCC_AHB1SMENR_DMA2SMEN RCC_AHB1SMENR_DMA2SMEN_Msk
11288#define RCC_AHB1SMENR_FLASHSMEN_Pos (8U)
11289#define RCC_AHB1SMENR_FLASHSMEN_Msk (0x1UL << RCC_AHB1SMENR_FLASHSMEN_Pos)
11290#define RCC_AHB1SMENR_FLASHSMEN RCC_AHB1SMENR_FLASHSMEN_Msk
11291#define RCC_AHB1SMENR_SRAM1SMEN_Pos (9U)
11292#define RCC_AHB1SMENR_SRAM1SMEN_Msk (0x1UL << RCC_AHB1SMENR_SRAM1SMEN_Pos)
11293#define RCC_AHB1SMENR_SRAM1SMEN RCC_AHB1SMENR_SRAM1SMEN_Msk
11294#define RCC_AHB1SMENR_CRCSMEN_Pos (12U)
11295#define RCC_AHB1SMENR_CRCSMEN_Msk (0x1UL << RCC_AHB1SMENR_CRCSMEN_Pos)
11296#define RCC_AHB1SMENR_CRCSMEN RCC_AHB1SMENR_CRCSMEN_Msk
11297#define RCC_AHB1SMENR_TSCSMEN_Pos (16U)
11298#define RCC_AHB1SMENR_TSCSMEN_Msk (0x1UL << RCC_AHB1SMENR_TSCSMEN_Pos)
11299#define RCC_AHB1SMENR_TSCSMEN RCC_AHB1SMENR_TSCSMEN_Msk
11300
11301/******************** Bit definition for RCC_AHB2SMENR register *************/
11302#define RCC_AHB2SMENR_GPIOASMEN_Pos (0U)
11303#define RCC_AHB2SMENR_GPIOASMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOASMEN_Pos)
11304#define RCC_AHB2SMENR_GPIOASMEN RCC_AHB2SMENR_GPIOASMEN_Msk
11305#define RCC_AHB2SMENR_GPIOBSMEN_Pos (1U)
11306#define RCC_AHB2SMENR_GPIOBSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOBSMEN_Pos)
11307#define RCC_AHB2SMENR_GPIOBSMEN RCC_AHB2SMENR_GPIOBSMEN_Msk
11308#define RCC_AHB2SMENR_GPIOCSMEN_Pos (2U)
11309#define RCC_AHB2SMENR_GPIOCSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOCSMEN_Pos)
11310#define RCC_AHB2SMENR_GPIOCSMEN RCC_AHB2SMENR_GPIOCSMEN_Msk
11311#define RCC_AHB2SMENR_GPIODSMEN_Pos (3U)
11312#define RCC_AHB2SMENR_GPIODSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIODSMEN_Pos)
11313#define RCC_AHB2SMENR_GPIODSMEN RCC_AHB2SMENR_GPIODSMEN_Msk
11314#define RCC_AHB2SMENR_GPIOESMEN_Pos (4U)
11315#define RCC_AHB2SMENR_GPIOESMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOESMEN_Pos)
11316#define RCC_AHB2SMENR_GPIOESMEN RCC_AHB2SMENR_GPIOESMEN_Msk
11317#define RCC_AHB2SMENR_GPIOFSMEN_Pos (5U)
11318#define RCC_AHB2SMENR_GPIOFSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOFSMEN_Pos)
11319#define RCC_AHB2SMENR_GPIOFSMEN RCC_AHB2SMENR_GPIOFSMEN_Msk
11320#define RCC_AHB2SMENR_GPIOGSMEN_Pos (6U)
11321#define RCC_AHB2SMENR_GPIOGSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOGSMEN_Pos)
11322#define RCC_AHB2SMENR_GPIOGSMEN RCC_AHB2SMENR_GPIOGSMEN_Msk
11323#define RCC_AHB2SMENR_GPIOHSMEN_Pos (7U)
11324#define RCC_AHB2SMENR_GPIOHSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOHSMEN_Pos)
11325#define RCC_AHB2SMENR_GPIOHSMEN RCC_AHB2SMENR_GPIOHSMEN_Msk
11326#define RCC_AHB2SMENR_SRAM2SMEN_Pos (9U)
11327#define RCC_AHB2SMENR_SRAM2SMEN_Msk (0x1UL << RCC_AHB2SMENR_SRAM2SMEN_Pos)
11328#define RCC_AHB2SMENR_SRAM2SMEN RCC_AHB2SMENR_SRAM2SMEN_Msk
11329#define RCC_AHB2SMENR_OTGFSSMEN_Pos (12U)
11330#define RCC_AHB2SMENR_OTGFSSMEN_Msk (0x1UL << RCC_AHB2SMENR_OTGFSSMEN_Pos)
11331#define RCC_AHB2SMENR_OTGFSSMEN RCC_AHB2SMENR_OTGFSSMEN_Msk
11332#define RCC_AHB2SMENR_ADCSMEN_Pos (13U)
11333#define RCC_AHB2SMENR_ADCSMEN_Msk (0x1UL << RCC_AHB2SMENR_ADCSMEN_Pos)
11334#define RCC_AHB2SMENR_ADCSMEN RCC_AHB2SMENR_ADCSMEN_Msk
11335#define RCC_AHB2SMENR_RNGSMEN_Pos (18U)
11336#define RCC_AHB2SMENR_RNGSMEN_Msk (0x1UL << RCC_AHB2SMENR_RNGSMEN_Pos)
11337#define RCC_AHB2SMENR_RNGSMEN RCC_AHB2SMENR_RNGSMEN_Msk
11338
11339/******************** Bit definition for RCC_AHB3SMENR register *************/
11340#define RCC_AHB3SMENR_FMCSMEN_Pos (0U)
11341#define RCC_AHB3SMENR_FMCSMEN_Msk (0x1UL << RCC_AHB3SMENR_FMCSMEN_Pos)
11342#define RCC_AHB3SMENR_FMCSMEN RCC_AHB3SMENR_FMCSMEN_Msk
11343#define RCC_AHB3SMENR_QSPISMEN_Pos (8U)
11344#define RCC_AHB3SMENR_QSPISMEN_Msk (0x1UL << RCC_AHB3SMENR_QSPISMEN_Pos)
11345#define RCC_AHB3SMENR_QSPISMEN RCC_AHB3SMENR_QSPISMEN_Msk
11346
11347/******************** Bit definition for RCC_APB1SMENR1 register *************/
11348#define RCC_APB1SMENR1_TIM2SMEN_Pos (0U)
11349#define RCC_APB1SMENR1_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM2SMEN_Pos)
11350#define RCC_APB1SMENR1_TIM2SMEN RCC_APB1SMENR1_TIM2SMEN_Msk
11351#define RCC_APB1SMENR1_TIM3SMEN_Pos (1U)
11352#define RCC_APB1SMENR1_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM3SMEN_Pos)
11353#define RCC_APB1SMENR1_TIM3SMEN RCC_APB1SMENR1_TIM3SMEN_Msk
11354#define RCC_APB1SMENR1_TIM4SMEN_Pos (2U)
11355#define RCC_APB1SMENR1_TIM4SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM4SMEN_Pos)
11356#define RCC_APB1SMENR1_TIM4SMEN RCC_APB1SMENR1_TIM4SMEN_Msk
11357#define RCC_APB1SMENR1_TIM5SMEN_Pos (3U)
11358#define RCC_APB1SMENR1_TIM5SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM5SMEN_Pos)
11359#define RCC_APB1SMENR1_TIM5SMEN RCC_APB1SMENR1_TIM5SMEN_Msk
11360#define RCC_APB1SMENR1_TIM6SMEN_Pos (4U)
11361#define RCC_APB1SMENR1_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM6SMEN_Pos)
11362#define RCC_APB1SMENR1_TIM6SMEN RCC_APB1SMENR1_TIM6SMEN_Msk
11363#define RCC_APB1SMENR1_TIM7SMEN_Pos (5U)
11364#define RCC_APB1SMENR1_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM7SMEN_Pos)
11365#define RCC_APB1SMENR1_TIM7SMEN RCC_APB1SMENR1_TIM7SMEN_Msk
11366#define RCC_APB1SMENR1_WWDGSMEN_Pos (11U)
11367#define RCC_APB1SMENR1_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR1_WWDGSMEN_Pos)
11368#define RCC_APB1SMENR1_WWDGSMEN RCC_APB1SMENR1_WWDGSMEN_Msk
11369#define RCC_APB1SMENR1_SPI2SMEN_Pos (14U)
11370#define RCC_APB1SMENR1_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI2SMEN_Pos)
11371#define RCC_APB1SMENR1_SPI2SMEN RCC_APB1SMENR1_SPI2SMEN_Msk
11372#define RCC_APB1SMENR1_SPI3SMEN_Pos (15U)
11373#define RCC_APB1SMENR1_SPI3SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI3SMEN_Pos)
11374#define RCC_APB1SMENR1_SPI3SMEN RCC_APB1SMENR1_SPI3SMEN_Msk
11375#define RCC_APB1SMENR1_USART2SMEN_Pos (17U)
11376#define RCC_APB1SMENR1_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART2SMEN_Pos)
11377#define RCC_APB1SMENR1_USART2SMEN RCC_APB1SMENR1_USART2SMEN_Msk
11378#define RCC_APB1SMENR1_USART3SMEN_Pos (18U)
11379#define RCC_APB1SMENR1_USART3SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART3SMEN_Pos)
11380#define RCC_APB1SMENR1_USART3SMEN RCC_APB1SMENR1_USART3SMEN_Msk
11381#define RCC_APB1SMENR1_UART4SMEN_Pos (19U)
11382#define RCC_APB1SMENR1_UART4SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART4SMEN_Pos)
11383#define RCC_APB1SMENR1_UART4SMEN RCC_APB1SMENR1_UART4SMEN_Msk
11384#define RCC_APB1SMENR1_UART5SMEN_Pos (20U)
11385#define RCC_APB1SMENR1_UART5SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART5SMEN_Pos)
11386#define RCC_APB1SMENR1_UART5SMEN RCC_APB1SMENR1_UART5SMEN_Msk
11387#define RCC_APB1SMENR1_I2C1SMEN_Pos (21U)
11388#define RCC_APB1SMENR1_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C1SMEN_Pos)
11389#define RCC_APB1SMENR1_I2C1SMEN RCC_APB1SMENR1_I2C1SMEN_Msk
11390#define RCC_APB1SMENR1_I2C2SMEN_Pos (22U)
11391#define RCC_APB1SMENR1_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C2SMEN_Pos)
11392#define RCC_APB1SMENR1_I2C2SMEN RCC_APB1SMENR1_I2C2SMEN_Msk
11393#define RCC_APB1SMENR1_I2C3SMEN_Pos (23U)
11394#define RCC_APB1SMENR1_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C3SMEN_Pos)
11395#define RCC_APB1SMENR1_I2C3SMEN RCC_APB1SMENR1_I2C3SMEN_Msk
11396#define RCC_APB1SMENR1_CAN1SMEN_Pos (25U)
11397#define RCC_APB1SMENR1_CAN1SMEN_Msk (0x1UL << RCC_APB1SMENR1_CAN1SMEN_Pos)
11398#define RCC_APB1SMENR1_CAN1SMEN RCC_APB1SMENR1_CAN1SMEN_Msk
11399#define RCC_APB1SMENR1_PWRSMEN_Pos (28U)
11400#define RCC_APB1SMENR1_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR1_PWRSMEN_Pos)
11401#define RCC_APB1SMENR1_PWRSMEN RCC_APB1SMENR1_PWRSMEN_Msk
11402#define RCC_APB1SMENR1_DAC1SMEN_Pos (29U)
11403#define RCC_APB1SMENR1_DAC1SMEN_Msk (0x1UL << RCC_APB1SMENR1_DAC1SMEN_Pos)
11404#define RCC_APB1SMENR1_DAC1SMEN RCC_APB1SMENR1_DAC1SMEN_Msk
11405#define RCC_APB1SMENR1_OPAMPSMEN_Pos (30U)
11406#define RCC_APB1SMENR1_OPAMPSMEN_Msk (0x1UL << RCC_APB1SMENR1_OPAMPSMEN_Pos)
11407#define RCC_APB1SMENR1_OPAMPSMEN RCC_APB1SMENR1_OPAMPSMEN_Msk
11408#define RCC_APB1SMENR1_LPTIM1SMEN_Pos (31U)
11409#define RCC_APB1SMENR1_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR1_LPTIM1SMEN_Pos)
11410#define RCC_APB1SMENR1_LPTIM1SMEN RCC_APB1SMENR1_LPTIM1SMEN_Msk
11411
11412/******************** Bit definition for RCC_APB1SMENR2 register *************/
11413#define RCC_APB1SMENR2_LPUART1SMEN_Pos (0U)
11414#define RCC_APB1SMENR2_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR2_LPUART1SMEN_Pos)
11415#define RCC_APB1SMENR2_LPUART1SMEN RCC_APB1SMENR2_LPUART1SMEN_Msk
11416#define RCC_APB1SMENR2_SWPMI1SMEN_Pos (2U)
11417#define RCC_APB1SMENR2_SWPMI1SMEN_Msk (0x1UL << RCC_APB1SMENR2_SWPMI1SMEN_Pos)
11418#define RCC_APB1SMENR2_SWPMI1SMEN RCC_APB1SMENR2_SWPMI1SMEN_Msk
11419#define RCC_APB1SMENR2_LPTIM2SMEN_Pos (5U)
11420#define RCC_APB1SMENR2_LPTIM2SMEN_Msk (0x1UL << RCC_APB1SMENR2_LPTIM2SMEN_Pos)
11421#define RCC_APB1SMENR2_LPTIM2SMEN RCC_APB1SMENR2_LPTIM2SMEN_Msk
11422
11423/******************** Bit definition for RCC_APB2SMENR register *************/
11424#define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U)
11425#define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos)
11426#define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk
11427#define RCC_APB2SMENR_SDMMC1SMEN_Pos (10U)
11428#define RCC_APB2SMENR_SDMMC1SMEN_Msk (0x1UL << RCC_APB2SMENR_SDMMC1SMEN_Pos)
11429#define RCC_APB2SMENR_SDMMC1SMEN RCC_APB2SMENR_SDMMC1SMEN_Msk
11430#define RCC_APB2SMENR_TIM1SMEN_Pos (11U)
11431#define RCC_APB2SMENR_TIM1SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM1SMEN_Pos)
11432#define RCC_APB2SMENR_TIM1SMEN RCC_APB2SMENR_TIM1SMEN_Msk
11433#define RCC_APB2SMENR_SPI1SMEN_Pos (12U)
11434#define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos)
11435#define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk
11436#define RCC_APB2SMENR_TIM8SMEN_Pos (13U)
11437#define RCC_APB2SMENR_TIM8SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM8SMEN_Pos)
11438#define RCC_APB2SMENR_TIM8SMEN RCC_APB2SMENR_TIM8SMEN_Msk
11439#define RCC_APB2SMENR_USART1SMEN_Pos (14U)
11440#define RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos)
11441#define RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk
11442#define RCC_APB2SMENR_TIM15SMEN_Pos (16U)
11443#define RCC_APB2SMENR_TIM15SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM15SMEN_Pos)
11444#define RCC_APB2SMENR_TIM15SMEN RCC_APB2SMENR_TIM15SMEN_Msk
11445#define RCC_APB2SMENR_TIM16SMEN_Pos (17U)
11446#define RCC_APB2SMENR_TIM16SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM16SMEN_Pos)
11447#define RCC_APB2SMENR_TIM16SMEN RCC_APB2SMENR_TIM16SMEN_Msk
11448#define RCC_APB2SMENR_TIM17SMEN_Pos (18U)
11449#define RCC_APB2SMENR_TIM17SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM17SMEN_Pos)
11450#define RCC_APB2SMENR_TIM17SMEN RCC_APB2SMENR_TIM17SMEN_Msk
11451#define RCC_APB2SMENR_SAI1SMEN_Pos (21U)
11452#define RCC_APB2SMENR_SAI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SAI1SMEN_Pos)
11453#define RCC_APB2SMENR_SAI1SMEN RCC_APB2SMENR_SAI1SMEN_Msk
11454#define RCC_APB2SMENR_SAI2SMEN_Pos (22U)
11455#define RCC_APB2SMENR_SAI2SMEN_Msk (0x1UL << RCC_APB2SMENR_SAI2SMEN_Pos)
11456#define RCC_APB2SMENR_SAI2SMEN RCC_APB2SMENR_SAI2SMEN_Msk
11457#define RCC_APB2SMENR_DFSDM1SMEN_Pos (24U)
11458#define RCC_APB2SMENR_DFSDM1SMEN_Msk (0x1UL << RCC_APB2SMENR_DFSDM1SMEN_Pos)
11459#define RCC_APB2SMENR_DFSDM1SMEN RCC_APB2SMENR_DFSDM1SMEN_Msk
11460
11461/******************** Bit definition for RCC_CCIPR register ******************/
11462#define RCC_CCIPR_USART1SEL_Pos (0U)
11463#define RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos)
11464#define RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk
11465#define RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos)
11466#define RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos)
11468#define RCC_CCIPR_USART2SEL_Pos (2U)
11469#define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos)
11470#define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk
11471#define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos)
11472#define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos)
11474#define RCC_CCIPR_USART3SEL_Pos (4U)
11475#define RCC_CCIPR_USART3SEL_Msk (0x3UL << RCC_CCIPR_USART3SEL_Pos)
11476#define RCC_CCIPR_USART3SEL RCC_CCIPR_USART3SEL_Msk
11477#define RCC_CCIPR_USART3SEL_0 (0x1UL << RCC_CCIPR_USART3SEL_Pos)
11478#define RCC_CCIPR_USART3SEL_1 (0x2UL << RCC_CCIPR_USART3SEL_Pos)
11480#define RCC_CCIPR_UART4SEL_Pos (6U)
11481#define RCC_CCIPR_UART4SEL_Msk (0x3UL << RCC_CCIPR_UART4SEL_Pos)
11482#define RCC_CCIPR_UART4SEL RCC_CCIPR_UART4SEL_Msk
11483#define RCC_CCIPR_UART4SEL_0 (0x1UL << RCC_CCIPR_UART4SEL_Pos)
11484#define RCC_CCIPR_UART4SEL_1 (0x2UL << RCC_CCIPR_UART4SEL_Pos)
11486#define RCC_CCIPR_UART5SEL_Pos (8U)
11487#define RCC_CCIPR_UART5SEL_Msk (0x3UL << RCC_CCIPR_UART5SEL_Pos)
11488#define RCC_CCIPR_UART5SEL RCC_CCIPR_UART5SEL_Msk
11489#define RCC_CCIPR_UART5SEL_0 (0x1UL << RCC_CCIPR_UART5SEL_Pos)
11490#define RCC_CCIPR_UART5SEL_1 (0x2UL << RCC_CCIPR_UART5SEL_Pos)
11492#define RCC_CCIPR_LPUART1SEL_Pos (10U)
11493#define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)
11494#define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk
11495#define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)
11496#define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)
11498#define RCC_CCIPR_I2C1SEL_Pos (12U)
11499#define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos)
11500#define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk
11501#define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos)
11502#define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos)
11504#define RCC_CCIPR_I2C2SEL_Pos (14U)
11505#define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos)
11506#define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
11507#define RCC_CCIPR_I2C2SEL_0 (0x1UL << RCC_CCIPR_I2C2SEL_Pos)
11508#define RCC_CCIPR_I2C2SEL_1 (0x2UL << RCC_CCIPR_I2C2SEL_Pos)
11510#define RCC_CCIPR_I2C3SEL_Pos (16U)
11511#define RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos)
11512#define RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk
11513#define RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos)
11514#define RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos)
11516#define RCC_CCIPR_LPTIM1SEL_Pos (18U)
11517#define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)
11518#define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk
11519#define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)
11520#define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)
11522#define RCC_CCIPR_LPTIM2SEL_Pos (20U)
11523#define RCC_CCIPR_LPTIM2SEL_Msk (0x3UL << RCC_CCIPR_LPTIM2SEL_Pos)
11524#define RCC_CCIPR_LPTIM2SEL RCC_CCIPR_LPTIM2SEL_Msk
11525#define RCC_CCIPR_LPTIM2SEL_0 (0x1UL << RCC_CCIPR_LPTIM2SEL_Pos)
11526#define RCC_CCIPR_LPTIM2SEL_1 (0x2UL << RCC_CCIPR_LPTIM2SEL_Pos)
11528#define RCC_CCIPR_SAI1SEL_Pos (22U)
11529#define RCC_CCIPR_SAI1SEL_Msk (0x3UL << RCC_CCIPR_SAI1SEL_Pos)
11530#define RCC_CCIPR_SAI1SEL RCC_CCIPR_SAI1SEL_Msk
11531#define RCC_CCIPR_SAI1SEL_0 (0x1UL << RCC_CCIPR_SAI1SEL_Pos)
11532#define RCC_CCIPR_SAI1SEL_1 (0x2UL << RCC_CCIPR_SAI1SEL_Pos)
11534#define RCC_CCIPR_SAI2SEL_Pos (24U)
11535#define RCC_CCIPR_SAI2SEL_Msk (0x3UL << RCC_CCIPR_SAI2SEL_Pos)
11536#define RCC_CCIPR_SAI2SEL RCC_CCIPR_SAI2SEL_Msk
11537#define RCC_CCIPR_SAI2SEL_0 (0x1UL << RCC_CCIPR_SAI2SEL_Pos)
11538#define RCC_CCIPR_SAI2SEL_1 (0x2UL << RCC_CCIPR_SAI2SEL_Pos)
11540#define RCC_CCIPR_CLK48SEL_Pos (26U)
11541#define RCC_CCIPR_CLK48SEL_Msk (0x3UL << RCC_CCIPR_CLK48SEL_Pos)
11542#define RCC_CCIPR_CLK48SEL RCC_CCIPR_CLK48SEL_Msk
11543#define RCC_CCIPR_CLK48SEL_0 (0x1UL << RCC_CCIPR_CLK48SEL_Pos)
11544#define RCC_CCIPR_CLK48SEL_1 (0x2UL << RCC_CCIPR_CLK48SEL_Pos)
11546#define RCC_CCIPR_ADCSEL_Pos (28U)
11547#define RCC_CCIPR_ADCSEL_Msk (0x3UL << RCC_CCIPR_ADCSEL_Pos)
11548#define RCC_CCIPR_ADCSEL RCC_CCIPR_ADCSEL_Msk
11549#define RCC_CCIPR_ADCSEL_0 (0x1UL << RCC_CCIPR_ADCSEL_Pos)
11550#define RCC_CCIPR_ADCSEL_1 (0x2UL << RCC_CCIPR_ADCSEL_Pos)
11552#define RCC_CCIPR_SWPMI1SEL_Pos (30U)
11553#define RCC_CCIPR_SWPMI1SEL_Msk (0x1UL << RCC_CCIPR_SWPMI1SEL_Pos)
11554#define RCC_CCIPR_SWPMI1SEL RCC_CCIPR_SWPMI1SEL_Msk
11555
11556#define RCC_CCIPR_DFSDM1SEL_Pos (31U)
11557#define RCC_CCIPR_DFSDM1SEL_Msk (0x1UL << RCC_CCIPR_DFSDM1SEL_Pos)
11558#define RCC_CCIPR_DFSDM1SEL RCC_CCIPR_DFSDM1SEL_Msk
11559
11560/******************** Bit definition for RCC_BDCR register ******************/
11561#define RCC_BDCR_LSEON_Pos (0U)
11562#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
11563#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
11564#define RCC_BDCR_LSERDY_Pos (1U)
11565#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
11566#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
11567#define RCC_BDCR_LSEBYP_Pos (2U)
11568#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
11569#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
11570
11571#define RCC_BDCR_LSEDRV_Pos (3U)
11572#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)
11573#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk
11574#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)
11575#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)
11577#define RCC_BDCR_LSECSSON_Pos (5U)
11578#define RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos)
11579#define RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk
11580#define RCC_BDCR_LSECSSD_Pos (6U)
11581#define RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos)
11582#define RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk
11583
11584#define RCC_BDCR_RTCSEL_Pos (8U)
11585#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
11586#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
11587#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
11588#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
11590#define RCC_BDCR_RTCEN_Pos (15U)
11591#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
11592#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
11593#define RCC_BDCR_BDRST_Pos (16U)
11594#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)
11595#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk
11596#define RCC_BDCR_LSCOEN_Pos (24U)
11597#define RCC_BDCR_LSCOEN_Msk (0x1UL << RCC_BDCR_LSCOEN_Pos)
11598#define RCC_BDCR_LSCOEN RCC_BDCR_LSCOEN_Msk
11599#define RCC_BDCR_LSCOSEL_Pos (25U)
11600#define RCC_BDCR_LSCOSEL_Msk (0x1UL << RCC_BDCR_LSCOSEL_Pos)
11601#define RCC_BDCR_LSCOSEL RCC_BDCR_LSCOSEL_Msk
11602
11603/******************** Bit definition for RCC_CSR register *******************/
11604#define RCC_CSR_LSION_Pos (0U)
11605#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
11606#define RCC_CSR_LSION RCC_CSR_LSION_Msk
11607#define RCC_CSR_LSIRDY_Pos (1U)
11608#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
11609#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
11610
11611#define RCC_CSR_MSISRANGE_Pos (8U)
11612#define RCC_CSR_MSISRANGE_Msk (0xFUL << RCC_CSR_MSISRANGE_Pos)
11613#define RCC_CSR_MSISRANGE RCC_CSR_MSISRANGE_Msk
11614#define RCC_CSR_MSISRANGE_1 (0x4UL << RCC_CSR_MSISRANGE_Pos)
11615#define RCC_CSR_MSISRANGE_2 (0x5UL << RCC_CSR_MSISRANGE_Pos)
11616#define RCC_CSR_MSISRANGE_4 (0x6UL << RCC_CSR_MSISRANGE_Pos)
11617#define RCC_CSR_MSISRANGE_8 (0x7UL << RCC_CSR_MSISRANGE_Pos)
11619#define RCC_CSR_RMVF_Pos (23U)
11620#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)
11621#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk
11622#define RCC_CSR_FWRSTF_Pos (24U)
11623#define RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos)
11624#define RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk
11625#define RCC_CSR_OBLRSTF_Pos (25U)
11626#define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos)
11627#define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk
11628#define RCC_CSR_PINRSTF_Pos (26U)
11629#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)
11630#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk
11631#define RCC_CSR_BORRSTF_Pos (27U)
11632#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)
11633#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk
11634#define RCC_CSR_SFTRSTF_Pos (28U)
11635#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)
11636#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk
11637#define RCC_CSR_IWDGRSTF_Pos (29U)
11638#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)
11639#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk
11640#define RCC_CSR_WWDGRSTF_Pos (30U)
11641#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)
11642#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk
11643#define RCC_CSR_LPWRRSTF_Pos (31U)
11644#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)
11645#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk
11646
11647/******************************************************************************/
11648/* */
11649/* RNG */
11650/* */
11651/******************************************************************************/
11652/******************** Bits definition for RNG_CR register *******************/
11653#define RNG_CR_RNGEN_Pos (2U)
11654#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)
11655#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
11656#define RNG_CR_IE_Pos (3U)
11657#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)
11658#define RNG_CR_IE RNG_CR_IE_Msk
11659
11660/******************** Bits definition for RNG_SR register *******************/
11661#define RNG_SR_DRDY_Pos (0U)
11662#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)
11663#define RNG_SR_DRDY RNG_SR_DRDY_Msk
11664#define RNG_SR_CECS_Pos (1U)
11665#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)
11666#define RNG_SR_CECS RNG_SR_CECS_Msk
11667#define RNG_SR_SECS_Pos (2U)
11668#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)
11669#define RNG_SR_SECS RNG_SR_SECS_Msk
11670#define RNG_SR_CEIS_Pos (5U)
11671#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)
11672#define RNG_SR_CEIS RNG_SR_CEIS_Msk
11673#define RNG_SR_SEIS_Pos (6U)
11674#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)
11675#define RNG_SR_SEIS RNG_SR_SEIS_Msk
11676
11677/******************************************************************************/
11678/* */
11679/* Real-Time Clock (RTC) */
11680/* */
11681/******************************************************************************/
11682/*
11683* @brief Specific device feature definitions
11684*/
11685#define RTC_TAMPER1_SUPPORT
11686#define RTC_TAMPER2_SUPPORT
11687#define RTC_TAMPER3_SUPPORT
11688
11689#define RTC_WAKEUP_SUPPORT
11690#define RTC_BACKUP_SUPPORT
11691/******************** Number of backup registers ******************************/
11692#define RTC_BKP_NUMBER 32U
11693
11694
11695/******************** Bits definition for RTC_TR register *******************/
11696#define RTC_TR_PM_Pos (22U)
11697#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
11698#define RTC_TR_PM RTC_TR_PM_Msk
11699#define RTC_TR_HT_Pos (20U)
11700#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
11701#define RTC_TR_HT RTC_TR_HT_Msk
11702#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
11703#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
11704#define RTC_TR_HU_Pos (16U)
11705#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
11706#define RTC_TR_HU RTC_TR_HU_Msk
11707#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
11708#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
11709#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
11710#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
11711#define RTC_TR_MNT_Pos (12U)
11712#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
11713#define RTC_TR_MNT RTC_TR_MNT_Msk
11714#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
11715#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
11716#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
11717#define RTC_TR_MNU_Pos (8U)
11718#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
11719#define RTC_TR_MNU RTC_TR_MNU_Msk
11720#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
11721#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
11722#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
11723#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
11724#define RTC_TR_ST_Pos (4U)
11725#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
11726#define RTC_TR_ST RTC_TR_ST_Msk
11727#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
11728#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
11729#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
11730#define RTC_TR_SU_Pos (0U)
11731#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
11732#define RTC_TR_SU RTC_TR_SU_Msk
11733#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
11734#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
11735#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
11736#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
11738/******************** Bits definition for RTC_DR register *******************/
11739#define RTC_DR_YT_Pos (20U)
11740#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
11741#define RTC_DR_YT RTC_DR_YT_Msk
11742#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
11743#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
11744#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
11745#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
11746#define RTC_DR_YU_Pos (16U)
11747#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
11748#define RTC_DR_YU RTC_DR_YU_Msk
11749#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
11750#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
11751#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
11752#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
11753#define RTC_DR_WDU_Pos (13U)
11754#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
11755#define RTC_DR_WDU RTC_DR_WDU_Msk
11756#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
11757#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
11758#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
11759#define RTC_DR_MT_Pos (12U)
11760#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
11761#define RTC_DR_MT RTC_DR_MT_Msk
11762#define RTC_DR_MU_Pos (8U)
11763#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
11764#define RTC_DR_MU RTC_DR_MU_Msk
11765#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
11766#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
11767#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
11768#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
11769#define RTC_DR_DT_Pos (4U)
11770#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
11771#define RTC_DR_DT RTC_DR_DT_Msk
11772#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
11773#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
11774#define RTC_DR_DU_Pos (0U)
11775#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
11776#define RTC_DR_DU RTC_DR_DU_Msk
11777#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
11778#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
11779#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
11780#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
11782/******************** Bits definition for RTC_CR register *******************/
11783#define RTC_CR_ITSE_Pos (24U)
11784#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)
11785#define RTC_CR_ITSE RTC_CR_ITSE_Msk
11786#define RTC_CR_COE_Pos (23U)
11787#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
11788#define RTC_CR_COE RTC_CR_COE_Msk
11789#define RTC_CR_OSEL_Pos (21U)
11790#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
11791#define RTC_CR_OSEL RTC_CR_OSEL_Msk
11792#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
11793#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
11794#define RTC_CR_POL_Pos (20U)
11795#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
11796#define RTC_CR_POL RTC_CR_POL_Msk
11797#define RTC_CR_COSEL_Pos (19U)
11798#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
11799#define RTC_CR_COSEL RTC_CR_COSEL_Msk
11800#define RTC_CR_BKP_Pos (18U)
11801#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
11802#define RTC_CR_BKP RTC_CR_BKP_Msk
11803#define RTC_CR_SUB1H_Pos (17U)
11804#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
11805#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
11806#define RTC_CR_ADD1H_Pos (16U)
11807#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
11808#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
11809#define RTC_CR_TSIE_Pos (15U)
11810#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
11811#define RTC_CR_TSIE RTC_CR_TSIE_Msk
11812#define RTC_CR_WUTIE_Pos (14U)
11813#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
11814#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
11815#define RTC_CR_ALRBIE_Pos (13U)
11816#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
11817#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
11818#define RTC_CR_ALRAIE_Pos (12U)
11819#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
11820#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
11821#define RTC_CR_TSE_Pos (11U)
11822#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
11823#define RTC_CR_TSE RTC_CR_TSE_Msk
11824#define RTC_CR_WUTE_Pos (10U)
11825#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
11826#define RTC_CR_WUTE RTC_CR_WUTE_Msk
11827#define RTC_CR_ALRBE_Pos (9U)
11828#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
11829#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
11830#define RTC_CR_ALRAE_Pos (8U)
11831#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
11832#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
11833#define RTC_CR_FMT_Pos (6U)
11834#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
11835#define RTC_CR_FMT RTC_CR_FMT_Msk
11836#define RTC_CR_BYPSHAD_Pos (5U)
11837#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
11838#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
11839#define RTC_CR_REFCKON_Pos (4U)
11840#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
11841#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
11842#define RTC_CR_TSEDGE_Pos (3U)
11843#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
11844#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
11845#define RTC_CR_WUCKSEL_Pos (0U)
11846#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
11847#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
11848#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
11849#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
11850#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
11852/* Legacy defines */
11853#define RTC_CR_BCK_Pos RTC_CR_BKP_Pos
11854#define RTC_CR_BCK_Msk RTC_CR_BKP_Msk
11855#define RTC_CR_BCK RTC_CR_BKP
11856
11857/******************** Bits definition for RTC_ISR register ******************/
11858#define RTC_ISR_ITSF_Pos (17U)
11859#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)
11860#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk
11861#define RTC_ISR_RECALPF_Pos (16U)
11862#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
11863#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
11864#define RTC_ISR_TAMP3F_Pos (15U)
11865#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)
11866#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk
11867#define RTC_ISR_TAMP2F_Pos (14U)
11868#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
11869#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
11870#define RTC_ISR_TAMP1F_Pos (13U)
11871#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
11872#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
11873#define RTC_ISR_TSOVF_Pos (12U)
11874#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
11875#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
11876#define RTC_ISR_TSF_Pos (11U)
11877#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
11878#define RTC_ISR_TSF RTC_ISR_TSF_Msk
11879#define RTC_ISR_WUTF_Pos (10U)
11880#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
11881#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
11882#define RTC_ISR_ALRBF_Pos (9U)
11883#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
11884#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
11885#define RTC_ISR_ALRAF_Pos (8U)
11886#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
11887#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
11888#define RTC_ISR_INIT_Pos (7U)
11889#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
11890#define RTC_ISR_INIT RTC_ISR_INIT_Msk
11891#define RTC_ISR_INITF_Pos (6U)
11892#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
11893#define RTC_ISR_INITF RTC_ISR_INITF_Msk
11894#define RTC_ISR_RSF_Pos (5U)
11895#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
11896#define RTC_ISR_RSF RTC_ISR_RSF_Msk
11897#define RTC_ISR_INITS_Pos (4U)
11898#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
11899#define RTC_ISR_INITS RTC_ISR_INITS_Msk
11900#define RTC_ISR_SHPF_Pos (3U)
11901#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
11902#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
11903#define RTC_ISR_WUTWF_Pos (2U)
11904#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
11905#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
11906#define RTC_ISR_ALRBWF_Pos (1U)
11907#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
11908#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
11909#define RTC_ISR_ALRAWF_Pos (0U)
11910#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
11911#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
11912
11913/******************** Bits definition for RTC_PRER register *****************/
11914#define RTC_PRER_PREDIV_A_Pos (16U)
11915#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
11916#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
11917#define RTC_PRER_PREDIV_S_Pos (0U)
11918#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
11919#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
11920
11921/******************** Bits definition for RTC_WUTR register *****************/
11922#define RTC_WUTR_WUT_Pos (0U)
11923#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
11924#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
11925
11926/******************** Bits definition for RTC_ALRMAR register ***************/
11927#define RTC_ALRMAR_MSK4_Pos (31U)
11928#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
11929#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
11930#define RTC_ALRMAR_WDSEL_Pos (30U)
11931#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
11932#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
11933#define RTC_ALRMAR_DT_Pos (28U)
11934#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
11935#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
11936#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
11937#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
11938#define RTC_ALRMAR_DU_Pos (24U)
11939#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
11940#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
11941#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
11942#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
11943#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
11944#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
11945#define RTC_ALRMAR_MSK3_Pos (23U)
11946#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
11947#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
11948#define RTC_ALRMAR_PM_Pos (22U)
11949#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
11950#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
11951#define RTC_ALRMAR_HT_Pos (20U)
11952#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
11953#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
11954#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
11955#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
11956#define RTC_ALRMAR_HU_Pos (16U)
11957#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
11958#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
11959#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
11960#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
11961#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
11962#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
11963#define RTC_ALRMAR_MSK2_Pos (15U)
11964#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
11965#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
11966#define RTC_ALRMAR_MNT_Pos (12U)
11967#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
11968#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
11969#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
11970#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
11971#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
11972#define RTC_ALRMAR_MNU_Pos (8U)
11973#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
11974#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
11975#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
11976#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
11977#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
11978#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
11979#define RTC_ALRMAR_MSK1_Pos (7U)
11980#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
11981#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
11982#define RTC_ALRMAR_ST_Pos (4U)
11983#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
11984#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
11985#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
11986#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
11987#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
11988#define RTC_ALRMAR_SU_Pos (0U)
11989#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
11990#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
11991#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
11992#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
11993#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
11994#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
11996/******************** Bits definition for RTC_ALRMBR register ***************/
11997#define RTC_ALRMBR_MSK4_Pos (31U)
11998#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
11999#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
12000#define RTC_ALRMBR_WDSEL_Pos (30U)
12001#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
12002#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
12003#define RTC_ALRMBR_DT_Pos (28U)
12004#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
12005#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
12006#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
12007#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
12008#define RTC_ALRMBR_DU_Pos (24U)
12009#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
12010#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
12011#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
12012#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
12013#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
12014#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
12015#define RTC_ALRMBR_MSK3_Pos (23U)
12016#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
12017#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
12018#define RTC_ALRMBR_PM_Pos (22U)
12019#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
12020#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
12021#define RTC_ALRMBR_HT_Pos (20U)
12022#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
12023#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
12024#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
12025#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
12026#define RTC_ALRMBR_HU_Pos (16U)
12027#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
12028#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
12029#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
12030#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
12031#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
12032#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
12033#define RTC_ALRMBR_MSK2_Pos (15U)
12034#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
12035#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
12036#define RTC_ALRMBR_MNT_Pos (12U)
12037#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
12038#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
12039#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
12040#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
12041#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
12042#define RTC_ALRMBR_MNU_Pos (8U)
12043#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
12044#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
12045#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
12046#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
12047#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
12048#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
12049#define RTC_ALRMBR_MSK1_Pos (7U)
12050#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
12051#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
12052#define RTC_ALRMBR_ST_Pos (4U)
12053#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
12054#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
12055#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
12056#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
12057#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
12058#define RTC_ALRMBR_SU_Pos (0U)
12059#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
12060#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
12061#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
12062#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
12063#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
12064#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
12066/******************** Bits definition for RTC_WPR register ******************/
12067#define RTC_WPR_KEY_Pos (0U)
12068#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
12069#define RTC_WPR_KEY RTC_WPR_KEY_Msk
12070
12071/******************** Bits definition for RTC_SSR register ******************/
12072#define RTC_SSR_SS_Pos (0U)
12073#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
12074#define RTC_SSR_SS RTC_SSR_SS_Msk
12075
12076/******************** Bits definition for RTC_SHIFTR register ***************/
12077#define RTC_SHIFTR_SUBFS_Pos (0U)
12078#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
12079#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
12080#define RTC_SHIFTR_ADD1S_Pos (31U)
12081#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
12082#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
12083
12084/******************** Bits definition for RTC_TSTR register *****************/
12085#define RTC_TSTR_PM_Pos (22U)
12086#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
12087#define RTC_TSTR_PM RTC_TSTR_PM_Msk
12088#define RTC_TSTR_HT_Pos (20U)
12089#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
12090#define RTC_TSTR_HT RTC_TSTR_HT_Msk
12091#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
12092#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
12093#define RTC_TSTR_HU_Pos (16U)
12094#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
12095#define RTC_TSTR_HU RTC_TSTR_HU_Msk
12096#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
12097#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
12098#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
12099#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
12100#define RTC_TSTR_MNT_Pos (12U)
12101#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
12102#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
12103#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
12104#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
12105#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
12106#define RTC_TSTR_MNU_Pos (8U)
12107#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
12108#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
12109#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
12110#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
12111#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
12112#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
12113#define RTC_TSTR_ST_Pos (4U)
12114#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
12115#define RTC_TSTR_ST RTC_TSTR_ST_Msk
12116#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
12117#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
12118#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
12119#define RTC_TSTR_SU_Pos (0U)
12120#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
12121#define RTC_TSTR_SU RTC_TSTR_SU_Msk
12122#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
12123#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
12124#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
12125#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
12127/******************** Bits definition for RTC_TSDR register *****************/
12128#define RTC_TSDR_WDU_Pos (13U)
12129#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
12130#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
12131#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
12132#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
12133#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
12134#define RTC_TSDR_MT_Pos (12U)
12135#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
12136#define RTC_TSDR_MT RTC_TSDR_MT_Msk
12137#define RTC_TSDR_MU_Pos (8U)
12138#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
12139#define RTC_TSDR_MU RTC_TSDR_MU_Msk
12140#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
12141#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
12142#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
12143#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
12144#define RTC_TSDR_DT_Pos (4U)
12145#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
12146#define RTC_TSDR_DT RTC_TSDR_DT_Msk
12147#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
12148#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
12149#define RTC_TSDR_DU_Pos (0U)
12150#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
12151#define RTC_TSDR_DU RTC_TSDR_DU_Msk
12152#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
12153#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
12154#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
12155#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
12157/******************** Bits definition for RTC_TSSSR register ****************/
12158#define RTC_TSSSR_SS_Pos (0U)
12159#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
12160#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
12161
12162/******************** Bits definition for RTC_CAL register *****************/
12163#define RTC_CALR_CALP_Pos (15U)
12164#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
12165#define RTC_CALR_CALP RTC_CALR_CALP_Msk
12166#define RTC_CALR_CALW8_Pos (14U)
12167#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
12168#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
12169#define RTC_CALR_CALW16_Pos (13U)
12170#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
12171#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
12172#define RTC_CALR_CALM_Pos (0U)
12173#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
12174#define RTC_CALR_CALM RTC_CALR_CALM_Msk
12175#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
12176#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
12177#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
12178#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
12179#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
12180#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
12181#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
12182#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
12183#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
12185/******************** Bits definition for RTC_TAMPCR register ***************/
12186#define RTC_TAMPCR_TAMP3MF_Pos (24U)
12187#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
12188#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
12189#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)
12190#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
12191#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk
12192#define RTC_TAMPCR_TAMP3IE_Pos (22U)
12193#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
12194#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk
12195#define RTC_TAMPCR_TAMP2MF_Pos (21U)
12196#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
12197#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk
12198#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)
12199#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
12200#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk
12201#define RTC_TAMPCR_TAMP2IE_Pos (19U)
12202#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
12203#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk
12204#define RTC_TAMPCR_TAMP1MF_Pos (18U)
12205#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
12206#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk
12207#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)
12208#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
12209#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk
12210#define RTC_TAMPCR_TAMP1IE_Pos (16U)
12211#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
12212#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
12213#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)
12214#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
12215#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
12216#define RTC_TAMPCR_TAMPPRCH_Pos (13U)
12217#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
12218#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
12219#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
12220#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
12221#define RTC_TAMPCR_TAMPFLT_Pos (11U)
12222#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
12223#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
12224#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
12225#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
12226#define RTC_TAMPCR_TAMPFREQ_Pos (8U)
12227#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
12228#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
12229#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
12230#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
12231#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
12232#define RTC_TAMPCR_TAMPTS_Pos (7U)
12233#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
12234#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
12235#define RTC_TAMPCR_TAMP3TRG_Pos (6U)
12236#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
12237#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
12238#define RTC_TAMPCR_TAMP3E_Pos (5U)
12239#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
12240#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
12241#define RTC_TAMPCR_TAMP2TRG_Pos (4U)
12242#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
12243#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
12244#define RTC_TAMPCR_TAMP2E_Pos (3U)
12245#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
12246#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
12247#define RTC_TAMPCR_TAMPIE_Pos (2U)
12248#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
12249#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
12250#define RTC_TAMPCR_TAMP1TRG_Pos (1U)
12251#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
12252#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
12253#define RTC_TAMPCR_TAMP1E_Pos (0U)
12254#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
12255#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
12256
12257/******************** Bits definition for RTC_ALRMASSR register *************/
12258#define RTC_ALRMASSR_MASKSS_Pos (24U)
12259#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
12260#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
12261#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
12262#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
12263#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
12264#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
12265#define RTC_ALRMASSR_SS_Pos (0U)
12266#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
12267#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
12268
12269/******************** Bits definition for RTC_ALRMBSSR register *************/
12270#define RTC_ALRMBSSR_MASKSS_Pos (24U)
12271#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
12272#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
12273#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
12274#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
12275#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
12276#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
12277#define RTC_ALRMBSSR_SS_Pos (0U)
12278#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
12279#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
12280
12281/******************** Bits definition for RTC_0R register *******************/
12282#define RTC_OR_OUT_RMP_Pos (1U)
12283#define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos)
12284#define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk
12285#define RTC_OR_ALARMOUTTYPE_Pos (0U)
12286#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
12287#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk
12288
12289
12290/******************** Bits definition for RTC_BKP0R register ****************/
12291#define RTC_BKP0R_Pos (0U)
12292#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
12293#define RTC_BKP0R RTC_BKP0R_Msk
12294
12295/******************** Bits definition for RTC_BKP1R register ****************/
12296#define RTC_BKP1R_Pos (0U)
12297#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
12298#define RTC_BKP1R RTC_BKP1R_Msk
12299
12300/******************** Bits definition for RTC_BKP2R register ****************/
12301#define RTC_BKP2R_Pos (0U)
12302#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
12303#define RTC_BKP2R RTC_BKP2R_Msk
12304
12305/******************** Bits definition for RTC_BKP3R register ****************/
12306#define RTC_BKP3R_Pos (0U)
12307#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
12308#define RTC_BKP3R RTC_BKP3R_Msk
12309
12310/******************** Bits definition for RTC_BKP4R register ****************/
12311#define RTC_BKP4R_Pos (0U)
12312#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
12313#define RTC_BKP4R RTC_BKP4R_Msk
12314
12315/******************** Bits definition for RTC_BKP5R register ****************/
12316#define RTC_BKP5R_Pos (0U)
12317#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)
12318#define RTC_BKP5R RTC_BKP5R_Msk
12319
12320/******************** Bits definition for RTC_BKP6R register ****************/
12321#define RTC_BKP6R_Pos (0U)
12322#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)
12323#define RTC_BKP6R RTC_BKP6R_Msk
12324
12325/******************** Bits definition for RTC_BKP7R register ****************/
12326#define RTC_BKP7R_Pos (0U)
12327#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)
12328#define RTC_BKP7R RTC_BKP7R_Msk
12329
12330/******************** Bits definition for RTC_BKP8R register ****************/
12331#define RTC_BKP8R_Pos (0U)
12332#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)
12333#define RTC_BKP8R RTC_BKP8R_Msk
12334
12335/******************** Bits definition for RTC_BKP9R register ****************/
12336#define RTC_BKP9R_Pos (0U)
12337#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)
12338#define RTC_BKP9R RTC_BKP9R_Msk
12339
12340/******************** Bits definition for RTC_BKP10R register ***************/
12341#define RTC_BKP10R_Pos (0U)
12342#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)
12343#define RTC_BKP10R RTC_BKP10R_Msk
12344
12345/******************** Bits definition for RTC_BKP11R register ***************/
12346#define RTC_BKP11R_Pos (0U)
12347#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)
12348#define RTC_BKP11R RTC_BKP11R_Msk
12349
12350/******************** Bits definition for RTC_BKP12R register ***************/
12351#define RTC_BKP12R_Pos (0U)
12352#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)
12353#define RTC_BKP12R RTC_BKP12R_Msk
12354
12355/******************** Bits definition for RTC_BKP13R register ***************/
12356#define RTC_BKP13R_Pos (0U)
12357#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)
12358#define RTC_BKP13R RTC_BKP13R_Msk
12359
12360/******************** Bits definition for RTC_BKP14R register ***************/
12361#define RTC_BKP14R_Pos (0U)
12362#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)
12363#define RTC_BKP14R RTC_BKP14R_Msk
12364
12365/******************** Bits definition for RTC_BKP15R register ***************/
12366#define RTC_BKP15R_Pos (0U)
12367#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)
12368#define RTC_BKP15R RTC_BKP15R_Msk
12369
12370/******************** Bits definition for RTC_BKP16R register ***************/
12371#define RTC_BKP16R_Pos (0U)
12372#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)
12373#define RTC_BKP16R RTC_BKP16R_Msk
12374
12375/******************** Bits definition for RTC_BKP17R register ***************/
12376#define RTC_BKP17R_Pos (0U)
12377#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)
12378#define RTC_BKP17R RTC_BKP17R_Msk
12379
12380/******************** Bits definition for RTC_BKP18R register ***************/
12381#define RTC_BKP18R_Pos (0U)
12382#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)
12383#define RTC_BKP18R RTC_BKP18R_Msk
12384
12385/******************** Bits definition for RTC_BKP19R register ***************/
12386#define RTC_BKP19R_Pos (0U)
12387#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)
12388#define RTC_BKP19R RTC_BKP19R_Msk
12389
12390/******************** Bits definition for RTC_BKP20R register ***************/
12391#define RTC_BKP20R_Pos (0U)
12392#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)
12393#define RTC_BKP20R RTC_BKP20R_Msk
12394
12395/******************** Bits definition for RTC_BKP21R register ***************/
12396#define RTC_BKP21R_Pos (0U)
12397#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)
12398#define RTC_BKP21R RTC_BKP21R_Msk
12399
12400/******************** Bits definition for RTC_BKP22R register ***************/
12401#define RTC_BKP22R_Pos (0U)
12402#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)
12403#define RTC_BKP22R RTC_BKP22R_Msk
12404
12405/******************** Bits definition for RTC_BKP23R register ***************/
12406#define RTC_BKP23R_Pos (0U)
12407#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)
12408#define RTC_BKP23R RTC_BKP23R_Msk
12409
12410/******************** Bits definition for RTC_BKP24R register ***************/
12411#define RTC_BKP24R_Pos (0U)
12412#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)
12413#define RTC_BKP24R RTC_BKP24R_Msk
12414
12415/******************** Bits definition for RTC_BKP25R register ***************/
12416#define RTC_BKP25R_Pos (0U)
12417#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)
12418#define RTC_BKP25R RTC_BKP25R_Msk
12419
12420/******************** Bits definition for RTC_BKP26R register ***************/
12421#define RTC_BKP26R_Pos (0U)
12422#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)
12423#define RTC_BKP26R RTC_BKP26R_Msk
12424
12425/******************** Bits definition for RTC_BKP27R register ***************/
12426#define RTC_BKP27R_Pos (0U)
12427#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)
12428#define RTC_BKP27R RTC_BKP27R_Msk
12429
12430/******************** Bits definition for RTC_BKP28R register ***************/
12431#define RTC_BKP28R_Pos (0U)
12432#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)
12433#define RTC_BKP28R RTC_BKP28R_Msk
12434
12435/******************** Bits definition for RTC_BKP29R register ***************/
12436#define RTC_BKP29R_Pos (0U)
12437#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)
12438#define RTC_BKP29R RTC_BKP29R_Msk
12439
12440/******************** Bits definition for RTC_BKP30R register ***************/
12441#define RTC_BKP30R_Pos (0U)
12442#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)
12443#define RTC_BKP30R RTC_BKP30R_Msk
12444
12445/******************** Bits definition for RTC_BKP31R register ***************/
12446#define RTC_BKP31R_Pos (0U)
12447#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)
12448#define RTC_BKP31R RTC_BKP31R_Msk
12449
12450/******************************************************************************/
12451/* */
12452/* Serial Audio Interface */
12453/* */
12454/******************************************************************************/
12455/******************** Bit definition for SAI_GCR register *******************/
12456#define SAI_GCR_SYNCIN_Pos (0U)
12457#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)
12458#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk
12459#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)
12460#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)
12462#define SAI_GCR_SYNCOUT_Pos (4U)
12463#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)
12464#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk
12465#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)
12466#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)
12468/******************* Bit definition for SAI_xCR1 register *******************/
12469#define SAI_xCR1_MODE_Pos (0U)
12470#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)
12471#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk
12472#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)
12473#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)
12475#define SAI_xCR1_PRTCFG_Pos (2U)
12476#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)
12477#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk
12478#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)
12479#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)
12481#define SAI_xCR1_DS_Pos (5U)
12482#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)
12483#define SAI_xCR1_DS SAI_xCR1_DS_Msk
12484#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)
12485#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)
12486#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)
12488#define SAI_xCR1_LSBFIRST_Pos (8U)
12489#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)
12490#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk
12491#define SAI_xCR1_CKSTR_Pos (9U)
12492#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)
12493#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk
12495#define SAI_xCR1_SYNCEN_Pos (10U)
12496#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)
12497#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk
12498#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)
12499#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)
12501#define SAI_xCR1_MONO_Pos (12U)
12502#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)
12503#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk
12504#define SAI_xCR1_OUTDRIV_Pos (13U)
12505#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)
12506#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk
12507#define SAI_xCR1_SAIEN_Pos (16U)
12508#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)
12509#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk
12510#define SAI_xCR1_DMAEN_Pos (17U)
12511#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)
12512#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk
12513#define SAI_xCR1_NODIV_Pos (19U)
12514#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)
12515#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk
12517#define SAI_xCR1_MCKDIV_Pos (20U)
12518#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)
12519#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk
12520#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)
12521#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)
12522#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)
12523#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)
12525/******************* Bit definition for SAI_xCR2 register *******************/
12526#define SAI_xCR2_FTH_Pos (0U)
12527#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)
12528#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk
12529#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)
12530#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)
12531#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)
12533#define SAI_xCR2_FFLUSH_Pos (3U)
12534#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)
12535#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk
12536#define SAI_xCR2_TRIS_Pos (4U)
12537#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)
12538#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk
12539#define SAI_xCR2_MUTE_Pos (5U)
12540#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)
12541#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk
12542#define SAI_xCR2_MUTEVAL_Pos (6U)
12543#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)
12544#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk
12547#define SAI_xCR2_MUTECNT_Pos (7U)
12548#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)
12549#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk
12550#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)
12551#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)
12552#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)
12553#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)
12554#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)
12555#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)
12557#define SAI_xCR2_CPL_Pos (13U)
12558#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)
12559#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk
12560#define SAI_xCR2_COMP_Pos (14U)
12561#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)
12562#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk
12563#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)
12564#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)
12567/****************** Bit definition for SAI_xFRCR register *******************/
12568#define SAI_xFRCR_FRL_Pos (0U)
12569#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)
12570#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk
12571#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)
12572#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)
12573#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)
12574#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)
12575#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)
12576#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)
12577#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)
12578#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)
12580#define SAI_xFRCR_FSALL_Pos (8U)
12581#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)
12582#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk
12583#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)
12584#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)
12585#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)
12586#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)
12587#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)
12588#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)
12589#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)
12591#define SAI_xFRCR_FSDEF_Pos (16U)
12592#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)
12593#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk
12594#define SAI_xFRCR_FSPOL_Pos (17U)
12595#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)
12596#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk
12597#define SAI_xFRCR_FSOFF_Pos (18U)
12598#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)
12599#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk
12601/****************** Bit definition for SAI_xSLOTR register *******************/
12602#define SAI_xSLOTR_FBOFF_Pos (0U)
12603#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)
12604#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk
12605#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)
12606#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)
12607#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)
12608#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)
12609#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)
12611#define SAI_xSLOTR_SLOTSZ_Pos (6U)
12612#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)
12613#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk
12614#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)
12615#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)
12617#define SAI_xSLOTR_NBSLOT_Pos (8U)
12618#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)
12619#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk
12620#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)
12621#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)
12622#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)
12623#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)
12625#define SAI_xSLOTR_SLOTEN_Pos (16U)
12626#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)
12627#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk
12629/******************* Bit definition for SAI_xIMR register *******************/
12630#define SAI_xIMR_OVRUDRIE_Pos (0U)
12631#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)
12632#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk
12633#define SAI_xIMR_MUTEDETIE_Pos (1U)
12634#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)
12635#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk
12636#define SAI_xIMR_WCKCFGIE_Pos (2U)
12637#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)
12638#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk
12639#define SAI_xIMR_FREQIE_Pos (3U)
12640#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)
12641#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk
12642#define SAI_xIMR_CNRDYIE_Pos (4U)
12643#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)
12644#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk
12645#define SAI_xIMR_AFSDETIE_Pos (5U)
12646#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)
12647#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk
12648#define SAI_xIMR_LFSDETIE_Pos (6U)
12649#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)
12650#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk
12652/******************** Bit definition for SAI_xSR register *******************/
12653#define SAI_xSR_OVRUDR_Pos (0U)
12654#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)
12655#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk
12656#define SAI_xSR_MUTEDET_Pos (1U)
12657#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)
12658#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk
12659#define SAI_xSR_WCKCFG_Pos (2U)
12660#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)
12661#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk
12662#define SAI_xSR_FREQ_Pos (3U)
12663#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)
12664#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk
12665#define SAI_xSR_CNRDY_Pos (4U)
12666#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)
12667#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk
12668#define SAI_xSR_AFSDET_Pos (5U)
12669#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)
12670#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk
12671#define SAI_xSR_LFSDET_Pos (6U)
12672#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)
12673#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk
12675#define SAI_xSR_FLVL_Pos (16U)
12676#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)
12677#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk
12678#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)
12679#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)
12680#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)
12682/****************** Bit definition for SAI_xCLRFR register ******************/
12683#define SAI_xCLRFR_COVRUDR_Pos (0U)
12684#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)
12685#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk
12686#define SAI_xCLRFR_CMUTEDET_Pos (1U)
12687#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)
12688#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk
12689#define SAI_xCLRFR_CWCKCFG_Pos (2U)
12690#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)
12691#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk
12692#define SAI_xCLRFR_CFREQ_Pos (3U)
12693#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)
12694#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk
12695#define SAI_xCLRFR_CCNRDY_Pos (4U)
12696#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)
12697#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk
12698#define SAI_xCLRFR_CAFSDET_Pos (5U)
12699#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)
12700#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk
12701#define SAI_xCLRFR_CLFSDET_Pos (6U)
12702#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)
12703#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk
12705/****************** Bit definition for SAI_xDR register ******************/
12706#define SAI_xDR_DATA_Pos (0U)
12707#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)
12708#define SAI_xDR_DATA SAI_xDR_DATA_Msk
12709
12710/******************************************************************************/
12711/* */
12712/* SDMMC Interface */
12713/* */
12714/******************************************************************************/
12715/****************** Bit definition for SDMMC_POWER register ******************/
12716#define SDMMC_POWER_PWRCTRL_Pos (0U)
12717#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)
12718#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk
12719#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)
12720#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)
12722/****************** Bit definition for SDMMC_CLKCR register ******************/
12723#define SDMMC_CLKCR_CLKDIV_Pos (0U)
12724#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)
12725#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk
12726#define SDMMC_CLKCR_CLKEN_Pos (8U)
12727#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)
12728#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk
12729#define SDMMC_CLKCR_PWRSAV_Pos (9U)
12730#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)
12731#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk
12732#define SDMMC_CLKCR_BYPASS_Pos (10U)
12733#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)
12734#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk
12736#define SDMMC_CLKCR_WIDBUS_Pos (11U)
12737#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)
12738#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk
12739#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)
12740#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)
12742#define SDMMC_CLKCR_NEGEDGE_Pos (13U)
12743#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)
12744#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk
12745#define SDMMC_CLKCR_HWFC_EN_Pos (14U)
12746#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)
12747#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk
12749/******************* Bit definition for SDMMC_ARG register *******************/
12750#define SDMMC_ARG_CMDARG_Pos (0U)
12751#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)
12752#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk
12754/******************* Bit definition for SDMMC_CMD register *******************/
12755#define SDMMC_CMD_CMDINDEX_Pos (0U)
12756#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)
12757#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk
12759#define SDMMC_CMD_WAITRESP_Pos (6U)
12760#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)
12761#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk
12762#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)
12763#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)
12765#define SDMMC_CMD_WAITINT_Pos (8U)
12766#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)
12767#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk
12768#define SDMMC_CMD_WAITPEND_Pos (9U)
12769#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)
12770#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk
12771#define SDMMC_CMD_CPSMEN_Pos (10U)
12772#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)
12773#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk
12774#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)
12775#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)
12776#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk
12778/***************** Bit definition for SDMMC_RESPCMD register *****************/
12779#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
12780#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)
12781#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk
12783/****************** Bit definition for SDMMC_RESP1 register ******************/
12784#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
12785#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)
12786#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk
12788/****************** Bit definition for SDMMC_RESP2 register ******************/
12789#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
12790#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)
12791#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk
12793/****************** Bit definition for SDMMC_RESP3 register ******************/
12794#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
12795#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)
12796#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk
12798/****************** Bit definition for SDMMC_RESP4 register ******************/
12799#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
12800#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)
12801#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk
12803/****************** Bit definition for SDMMC_DTIMER register *****************/
12804#define SDMMC_DTIMER_DATATIME_Pos (0U)
12805#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)
12806#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk
12808/****************** Bit definition for SDMMC_DLEN register *******************/
12809#define SDMMC_DLEN_DATALENGTH_Pos (0U)
12810#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)
12811#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk
12813/****************** Bit definition for SDMMC_DCTRL register ******************/
12814#define SDMMC_DCTRL_DTEN_Pos (0U)
12815#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)
12816#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk
12817#define SDMMC_DCTRL_DTDIR_Pos (1U)
12818#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)
12819#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk
12820#define SDMMC_DCTRL_DTMODE_Pos (2U)
12821#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)
12822#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk
12823#define SDMMC_DCTRL_DMAEN_Pos (3U)
12824#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)
12825#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk
12827#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
12828#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
12829#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk
12830#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
12831#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
12832#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
12833#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
12835#define SDMMC_DCTRL_RWSTART_Pos (8U)
12836#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)
12837#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk
12838#define SDMMC_DCTRL_RWSTOP_Pos (9U)
12839#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)
12840#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk
12841#define SDMMC_DCTRL_RWMOD_Pos (10U)
12842#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)
12843#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk
12844#define SDMMC_DCTRL_SDIOEN_Pos (11U)
12845#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)
12846#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk
12848/****************** Bit definition for SDMMC_DCOUNT register *****************/
12849#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
12850#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)
12851#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk
12853/****************** Bit definition for SDMMC_STA register ********************/
12854#define SDMMC_STA_CCRCFAIL_Pos (0U)
12855#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)
12856#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk
12857#define SDMMC_STA_DCRCFAIL_Pos (1U)
12858#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)
12859#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk
12860#define SDMMC_STA_CTIMEOUT_Pos (2U)
12861#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)
12862#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk
12863#define SDMMC_STA_DTIMEOUT_Pos (3U)
12864#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)
12865#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk
12866#define SDMMC_STA_TXUNDERR_Pos (4U)
12867#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)
12868#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk
12869#define SDMMC_STA_RXOVERR_Pos (5U)
12870#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)
12871#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk
12872#define SDMMC_STA_CMDREND_Pos (6U)
12873#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)
12874#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk
12875#define SDMMC_STA_CMDSENT_Pos (7U)
12876#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)
12877#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk
12878#define SDMMC_STA_DATAEND_Pos (8U)
12879#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)
12880#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk
12881#define SDMMC_STA_STBITERR_Pos (9U)
12882#define SDMMC_STA_STBITERR_Msk (0x1UL << SDMMC_STA_STBITERR_Pos)
12883#define SDMMC_STA_STBITERR SDMMC_STA_STBITERR_Msk
12884#define SDMMC_STA_DBCKEND_Pos (10U)
12885#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)
12886#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk
12887#define SDMMC_STA_CMDACT_Pos (11U)
12888#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)
12889#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk
12890#define SDMMC_STA_TXACT_Pos (12U)
12891#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)
12892#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk
12893#define SDMMC_STA_RXACT_Pos (13U)
12894#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)
12895#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk
12896#define SDMMC_STA_TXFIFOHE_Pos (14U)
12897#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)
12898#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk
12899#define SDMMC_STA_RXFIFOHF_Pos (15U)
12900#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)
12901#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk
12902#define SDMMC_STA_TXFIFOF_Pos (16U)
12903#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)
12904#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk
12905#define SDMMC_STA_RXFIFOF_Pos (17U)
12906#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)
12907#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk
12908#define SDMMC_STA_TXFIFOE_Pos (18U)
12909#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)
12910#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk
12911#define SDMMC_STA_RXFIFOE_Pos (19U)
12912#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)
12913#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk
12914#define SDMMC_STA_TXDAVL_Pos (20U)
12915#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)
12916#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk
12917#define SDMMC_STA_RXDAVL_Pos (21U)
12918#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)
12919#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk
12920#define SDMMC_STA_SDIOIT_Pos (22U)
12921#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)
12922#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk
12924/******************* Bit definition for SDMMC_ICR register *******************/
12925#define SDMMC_ICR_CCRCFAILC_Pos (0U)
12926#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)
12927#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk
12928#define SDMMC_ICR_DCRCFAILC_Pos (1U)
12929#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)
12930#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk
12931#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
12932#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)
12933#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk
12934#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
12935#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)
12936#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk
12937#define SDMMC_ICR_TXUNDERRC_Pos (4U)
12938#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)
12939#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk
12940#define SDMMC_ICR_RXOVERRC_Pos (5U)
12941#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)
12942#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk
12943#define SDMMC_ICR_CMDRENDC_Pos (6U)
12944#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)
12945#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk
12946#define SDMMC_ICR_CMDSENTC_Pos (7U)
12947#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)
12948#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk
12949#define SDMMC_ICR_DATAENDC_Pos (8U)
12950#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)
12951#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk
12952#define SDMMC_ICR_STBITERRC_Pos (9U)
12953#define SDMMC_ICR_STBITERRC_Msk (0x1UL << SDMMC_ICR_STBITERRC_Pos)
12954#define SDMMC_ICR_STBITERRC SDMMC_ICR_STBITERRC_Msk
12955#define SDMMC_ICR_DBCKENDC_Pos (10U)
12956#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)
12957#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk
12958#define SDMMC_ICR_SDIOITC_Pos (22U)
12959#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)
12960#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk
12962/****************** Bit definition for SDMMC_MASK register *******************/
12963#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
12964#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)
12965#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk
12966#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
12967#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)
12968#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk
12969#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
12970#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)
12971#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk
12972#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
12973#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)
12974#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk
12975#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
12976#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)
12977#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk
12978#define SDMMC_MASK_RXOVERRIE_Pos (5U)
12979#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)
12980#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk
12981#define SDMMC_MASK_CMDRENDIE_Pos (6U)
12982#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)
12983#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk
12984#define SDMMC_MASK_CMDSENTIE_Pos (7U)
12985#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)
12986#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk
12987#define SDMMC_MASK_DATAENDIE_Pos (8U)
12988#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)
12989#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk
12990#define SDMMC_MASK_DBCKENDIE_Pos (10U)
12991#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)
12992#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk
12993#define SDMMC_MASK_CMDACTIE_Pos (11U)
12994#define SDMMC_MASK_CMDACTIE_Msk (0x1UL << SDMMC_MASK_CMDACTIE_Pos)
12995#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk
12996#define SDMMC_MASK_TXACTIE_Pos (12U)
12997#define SDMMC_MASK_TXACTIE_Msk (0x1UL << SDMMC_MASK_TXACTIE_Pos)
12998#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk
12999#define SDMMC_MASK_RXACTIE_Pos (13U)
13000#define SDMMC_MASK_RXACTIE_Msk (0x1UL << SDMMC_MASK_RXACTIE_Pos)
13001#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk
13002#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
13003#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)
13004#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk
13005#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
13006#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)
13007#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk
13008#define SDMMC_MASK_TXFIFOFIE_Pos (16U)
13009#define SDMMC_MASK_TXFIFOFIE_Msk (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)
13010#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk
13011#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
13012#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)
13013#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk
13014#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
13015#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)
13016#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk
13017#define SDMMC_MASK_RXFIFOEIE_Pos (19U)
13018#define SDMMC_MASK_RXFIFOEIE_Msk (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)
13019#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk
13020#define SDMMC_MASK_TXDAVLIE_Pos (20U)
13021#define SDMMC_MASK_TXDAVLIE_Msk (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)
13022#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk
13023#define SDMMC_MASK_RXDAVLIE_Pos (21U)
13024#define SDMMC_MASK_RXDAVLIE_Msk (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)
13025#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk
13026#define SDMMC_MASK_SDIOITIE_Pos (22U)
13027#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)
13028#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk
13030/***************** Bit definition for SDMMC_FIFOCNT register *****************/
13031#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)
13032#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)
13033#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk
13035/****************** Bit definition for SDMMC_FIFO register *******************/
13036#define SDMMC_FIFO_FIFODATA_Pos (0U)
13037#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)
13038#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk
13040/******************************************************************************/
13041/* */
13042/* Serial Peripheral Interface (SPI) */
13043/* */
13044/******************************************************************************/
13045/******************* Bit definition for SPI_CR1 register ********************/
13046#define SPI_CR1_CPHA_Pos (0U)
13047#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)
13048#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk
13049#define SPI_CR1_CPOL_Pos (1U)
13050#define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)
13051#define SPI_CR1_CPOL SPI_CR1_CPOL_Msk
13052#define SPI_CR1_MSTR_Pos (2U)
13053#define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)
13054#define SPI_CR1_MSTR SPI_CR1_MSTR_Msk
13056#define SPI_CR1_BR_Pos (3U)
13057#define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)
13058#define SPI_CR1_BR SPI_CR1_BR_Msk
13059#define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)
13060#define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)
13061#define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)
13063#define SPI_CR1_SPE_Pos (6U)
13064#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
13065#define SPI_CR1_SPE SPI_CR1_SPE_Msk
13066#define SPI_CR1_LSBFIRST_Pos (7U)
13067#define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)
13068#define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk
13069#define SPI_CR1_SSI_Pos (8U)
13070#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
13071#define SPI_CR1_SSI SPI_CR1_SSI_Msk
13072#define SPI_CR1_SSM_Pos (9U)
13073#define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)
13074#define SPI_CR1_SSM SPI_CR1_SSM_Msk
13075#define SPI_CR1_RXONLY_Pos (10U)
13076#define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)
13077#define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk
13078#define SPI_CR1_CRCL_Pos (11U)
13079#define SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)
13080#define SPI_CR1_CRCL SPI_CR1_CRCL_Msk
13081#define SPI_CR1_CRCNEXT_Pos (12U)
13082#define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)
13083#define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk
13084#define SPI_CR1_CRCEN_Pos (13U)
13085#define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)
13086#define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk
13087#define SPI_CR1_BIDIOE_Pos (14U)
13088#define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)
13089#define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk
13090#define SPI_CR1_BIDIMODE_Pos (15U)
13091#define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)
13092#define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk
13094/******************* Bit definition for SPI_CR2 register ********************/
13095#define SPI_CR2_RXDMAEN_Pos (0U)
13096#define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)
13097#define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk
13098#define SPI_CR2_TXDMAEN_Pos (1U)
13099#define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)
13100#define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk
13101#define SPI_CR2_SSOE_Pos (2U)
13102#define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)
13103#define SPI_CR2_SSOE SPI_CR2_SSOE_Msk
13104#define SPI_CR2_NSSP_Pos (3U)
13105#define SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)
13106#define SPI_CR2_NSSP SPI_CR2_NSSP_Msk
13107#define SPI_CR2_FRF_Pos (4U)
13108#define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)
13109#define SPI_CR2_FRF SPI_CR2_FRF_Msk
13110#define SPI_CR2_ERRIE_Pos (5U)
13111#define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)
13112#define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk
13113#define SPI_CR2_RXNEIE_Pos (6U)
13114#define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)
13115#define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk
13116#define SPI_CR2_TXEIE_Pos (7U)
13117#define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)
13118#define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk
13119#define SPI_CR2_DS_Pos (8U)
13120#define SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)
13121#define SPI_CR2_DS SPI_CR2_DS_Msk
13122#define SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)
13123#define SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)
13124#define SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)
13125#define SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)
13126#define SPI_CR2_FRXTH_Pos (12U)
13127#define SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)
13128#define SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk
13129#define SPI_CR2_LDMARX_Pos (13U)
13130#define SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)
13131#define SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk
13132#define SPI_CR2_LDMATX_Pos (14U)
13133#define SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)
13134#define SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk
13136/******************** Bit definition for SPI_SR register ********************/
13137#define SPI_SR_RXNE_Pos (0U)
13138#define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)
13139#define SPI_SR_RXNE SPI_SR_RXNE_Msk
13140#define SPI_SR_TXE_Pos (1U)
13141#define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)
13142#define SPI_SR_TXE SPI_SR_TXE_Msk
13143#define SPI_SR_CHSIDE_Pos (2U)
13144#define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)
13145#define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk
13146#define SPI_SR_UDR_Pos (3U)
13147#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
13148#define SPI_SR_UDR SPI_SR_UDR_Msk
13149#define SPI_SR_CRCERR_Pos (4U)
13150#define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)
13151#define SPI_SR_CRCERR SPI_SR_CRCERR_Msk
13152#define SPI_SR_MODF_Pos (5U)
13153#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
13154#define SPI_SR_MODF SPI_SR_MODF_Msk
13155#define SPI_SR_OVR_Pos (6U)
13156#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
13157#define SPI_SR_OVR SPI_SR_OVR_Msk
13158#define SPI_SR_BSY_Pos (7U)
13159#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
13160#define SPI_SR_BSY SPI_SR_BSY_Msk
13161#define SPI_SR_FRE_Pos (8U)
13162#define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)
13163#define SPI_SR_FRE SPI_SR_FRE_Msk
13164#define SPI_SR_FRLVL_Pos (9U)
13165#define SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)
13166#define SPI_SR_FRLVL SPI_SR_FRLVL_Msk
13167#define SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)
13168#define SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)
13169#define SPI_SR_FTLVL_Pos (11U)
13170#define SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)
13171#define SPI_SR_FTLVL SPI_SR_FTLVL_Msk
13172#define SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)
13173#define SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)
13175/******************** Bit definition for SPI_DR register ********************/
13176#define SPI_DR_DR_Pos (0U)
13177#define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)
13178#define SPI_DR_DR SPI_DR_DR_Msk
13180/******************* Bit definition for SPI_CRCPR register ******************/
13181#define SPI_CRCPR_CRCPOLY_Pos (0U)
13182#define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
13183#define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk
13185/****************** Bit definition for SPI_RXCRCR register ******************/
13186#define SPI_RXCRCR_RXCRC_Pos (0U)
13187#define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
13188#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk
13190/****************** Bit definition for SPI_TXCRCR register ******************/
13191#define SPI_TXCRCR_TXCRC_Pos (0U)
13192#define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
13193#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk
13195/******************************************************************************/
13196/* */
13197/* QUADSPI */
13198/* */
13199/******************************************************************************/
13200/***************** Bit definition for QUADSPI_CR register *******************/
13201#define QUADSPI_CR_EN_Pos (0U)
13202#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)
13203#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk
13204#define QUADSPI_CR_ABORT_Pos (1U)
13205#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)
13206#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk
13207#define QUADSPI_CR_DMAEN_Pos (2U)
13208#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)
13209#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk
13210#define QUADSPI_CR_TCEN_Pos (3U)
13211#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)
13212#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk
13213#define QUADSPI_CR_SSHIFT_Pos (4U)
13214#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)
13215#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk
13216#define QUADSPI_CR_FTHRES_Pos (8U)
13217#define QUADSPI_CR_FTHRES_Msk (0xFUL << QUADSPI_CR_FTHRES_Pos)
13218#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk
13219#define QUADSPI_CR_TEIE_Pos (16U)
13220#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)
13221#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk
13222#define QUADSPI_CR_TCIE_Pos (17U)
13223#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)
13224#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk
13225#define QUADSPI_CR_FTIE_Pos (18U)
13226#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)
13227#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk
13228#define QUADSPI_CR_SMIE_Pos (19U)
13229#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)
13230#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk
13231#define QUADSPI_CR_TOIE_Pos (20U)
13232#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)
13233#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk
13234#define QUADSPI_CR_APMS_Pos (22U)
13235#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)
13236#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk
13237#define QUADSPI_CR_PMM_Pos (23U)
13238#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)
13239#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk
13240#define QUADSPI_CR_PRESCALER_Pos (24U)
13241#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)
13242#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk
13244/***************** Bit definition for QUADSPI_DCR register ******************/
13245#define QUADSPI_DCR_CKMODE_Pos (0U)
13246#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)
13247#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk
13248#define QUADSPI_DCR_CSHT_Pos (8U)
13249#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)
13250#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk
13251#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)
13252#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)
13253#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)
13254#define QUADSPI_DCR_FSIZE_Pos (16U)
13255#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)
13256#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk
13258/****************** Bit definition for QUADSPI_SR register *******************/
13259#define QUADSPI_SR_TEF_Pos (0U)
13260#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)
13261#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk
13262#define QUADSPI_SR_TCF_Pos (1U)
13263#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)
13264#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk
13265#define QUADSPI_SR_FTF_Pos (2U)
13266#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)
13267#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk
13268#define QUADSPI_SR_SMF_Pos (3U)
13269#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)
13270#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk
13271#define QUADSPI_SR_TOF_Pos (4U)
13272#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)
13273#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk
13274#define QUADSPI_SR_BUSY_Pos (5U)
13275#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)
13276#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk
13277#define QUADSPI_SR_FLEVEL_Pos (8U)
13278#define QUADSPI_SR_FLEVEL_Msk (0x1FUL << QUADSPI_SR_FLEVEL_Pos)
13279#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk
13281/****************** Bit definition for QUADSPI_FCR register ******************/
13282#define QUADSPI_FCR_CTEF_Pos (0U)
13283#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)
13284#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk
13285#define QUADSPI_FCR_CTCF_Pos (1U)
13286#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)
13287#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk
13288#define QUADSPI_FCR_CSMF_Pos (3U)
13289#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)
13290#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk
13291#define QUADSPI_FCR_CTOF_Pos (4U)
13292#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)
13293#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk
13295/****************** Bit definition for QUADSPI_DLR register ******************/
13296#define QUADSPI_DLR_DL_Pos (0U)
13297#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)
13298#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk
13300/****************** Bit definition for QUADSPI_CCR register ******************/
13301#define QUADSPI_CCR_INSTRUCTION_Pos (0U)
13302#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)
13303#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk
13304#define QUADSPI_CCR_IMODE_Pos (8U)
13305#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)
13306#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk
13307#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)
13308#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)
13309#define QUADSPI_CCR_ADMODE_Pos (10U)
13310#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)
13311#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk
13312#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)
13313#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)
13314#define QUADSPI_CCR_ADSIZE_Pos (12U)
13315#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)
13316#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk
13317#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)
13318#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)
13319#define QUADSPI_CCR_ABMODE_Pos (14U)
13320#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)
13321#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk
13322#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)
13323#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)
13324#define QUADSPI_CCR_ABSIZE_Pos (16U)
13325#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)
13326#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk
13327#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)
13328#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)
13329#define QUADSPI_CCR_DCYC_Pos (18U)
13330#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)
13331#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk
13332#define QUADSPI_CCR_DMODE_Pos (24U)
13333#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)
13334#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk
13335#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)
13336#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)
13337#define QUADSPI_CCR_FMODE_Pos (26U)
13338#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)
13339#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk
13340#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)
13341#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)
13342#define QUADSPI_CCR_SIOO_Pos (28U)
13343#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)
13344#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk
13345#define QUADSPI_CCR_DDRM_Pos (31U)
13346#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)
13347#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk
13349/****************** Bit definition for QUADSPI_AR register *******************/
13350#define QUADSPI_AR_ADDRESS_Pos (0U)
13351#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)
13352#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk
13354/****************** Bit definition for QUADSPI_ABR register ******************/
13355#define QUADSPI_ABR_ALTERNATE_Pos (0U)
13356#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)
13357#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk
13359/****************** Bit definition for QUADSPI_DR register *******************/
13360#define QUADSPI_DR_DATA_Pos (0U)
13361#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)
13362#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk
13364/****************** Bit definition for QUADSPI_PSMKR register ****************/
13365#define QUADSPI_PSMKR_MASK_Pos (0U)
13366#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)
13367#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk
13369/****************** Bit definition for QUADSPI_PSMAR register ****************/
13370#define QUADSPI_PSMAR_MATCH_Pos (0U)
13371#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)
13372#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk
13374/****************** Bit definition for QUADSPI_PIR register *****************/
13375#define QUADSPI_PIR_INTERVAL_Pos (0U)
13376#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)
13377#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk
13379/****************** Bit definition for QUADSPI_LPTR register *****************/
13380#define QUADSPI_LPTR_TIMEOUT_Pos (0U)
13381#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)
13382#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk
13384/******************************************************************************/
13385/* */
13386/* SYSCFG */
13387/* */
13388/******************************************************************************/
13389/****************** Bit definition for SYSCFG_MEMRMP register ***************/
13390#define SYSCFG_MEMRMP_MEM_MODE_Pos (0U)
13391#define SYSCFG_MEMRMP_MEM_MODE_Msk (0x7UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
13392#define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk
13393#define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
13394#define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
13395#define SYSCFG_MEMRMP_MEM_MODE_2 (0x4UL << SYSCFG_MEMRMP_MEM_MODE_Pos)
13397#define SYSCFG_MEMRMP_FB_MODE_Pos (8U)
13398#define SYSCFG_MEMRMP_FB_MODE_Msk (0x1UL << SYSCFG_MEMRMP_FB_MODE_Pos)
13399#define SYSCFG_MEMRMP_FB_MODE SYSCFG_MEMRMP_FB_MODE_Msk
13401/****************** Bit definition for SYSCFG_CFGR1 register ******************/
13402#define SYSCFG_CFGR1_FWDIS_Pos (0U)
13403#define SYSCFG_CFGR1_FWDIS_Msk (0x1UL << SYSCFG_CFGR1_FWDIS_Pos)
13404#define SYSCFG_CFGR1_FWDIS SYSCFG_CFGR1_FWDIS_Msk
13405#define SYSCFG_CFGR1_BOOSTEN_Pos (8U)
13406#define SYSCFG_CFGR1_BOOSTEN_Msk (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos)
13407#define SYSCFG_CFGR1_BOOSTEN SYSCFG_CFGR1_BOOSTEN_Msk
13408#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos (16U)
13409#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)
13410#define SYSCFG_CFGR1_I2C_PB6_FMP SYSCFG_CFGR1_I2C_PB6_FMP_Msk
13411#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos (17U)
13412#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)
13413#define SYSCFG_CFGR1_I2C_PB7_FMP SYSCFG_CFGR1_I2C_PB7_FMP_Msk
13414#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos (18U)
13415#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)
13416#define SYSCFG_CFGR1_I2C_PB8_FMP SYSCFG_CFGR1_I2C_PB8_FMP_Msk
13417#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos (19U)
13418#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)
13419#define SYSCFG_CFGR1_I2C_PB9_FMP SYSCFG_CFGR1_I2C_PB9_FMP_Msk
13420#define SYSCFG_CFGR1_I2C1_FMP_Pos (20U)
13421#define SYSCFG_CFGR1_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)
13422#define SYSCFG_CFGR1_I2C1_FMP SYSCFG_CFGR1_I2C1_FMP_Msk
13423#define SYSCFG_CFGR1_I2C2_FMP_Pos (21U)
13424#define SYSCFG_CFGR1_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)
13425#define SYSCFG_CFGR1_I2C2_FMP SYSCFG_CFGR1_I2C2_FMP_Msk
13426#define SYSCFG_CFGR1_I2C3_FMP_Pos (22U)
13427#define SYSCFG_CFGR1_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos)
13428#define SYSCFG_CFGR1_I2C3_FMP SYSCFG_CFGR1_I2C3_FMP_Msk
13429#define SYSCFG_CFGR1_FPU_IE_0 (0x04000000UL)
13430#define SYSCFG_CFGR1_FPU_IE_1 (0x08000000UL)
13431#define SYSCFG_CFGR1_FPU_IE_2 (0x10000000UL)
13432#define SYSCFG_CFGR1_FPU_IE_3 (0x20000000UL)
13433#define SYSCFG_CFGR1_FPU_IE_4 (0x40000000UL)
13434#define SYSCFG_CFGR1_FPU_IE_5 (0x80000000UL)
13436/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
13437#define SYSCFG_EXTICR1_EXTI0_Pos (0U)
13438#define SYSCFG_EXTICR1_EXTI0_Msk (0x7UL << SYSCFG_EXTICR1_EXTI0_Pos)
13439#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
13440#define SYSCFG_EXTICR1_EXTI1_Pos (4U)
13441#define SYSCFG_EXTICR1_EXTI1_Msk (0x7UL << SYSCFG_EXTICR1_EXTI1_Pos)
13442#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
13443#define SYSCFG_EXTICR1_EXTI2_Pos (8U)
13444#define SYSCFG_EXTICR1_EXTI2_Msk (0x7UL << SYSCFG_EXTICR1_EXTI2_Pos)
13445#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
13446#define SYSCFG_EXTICR1_EXTI3_Pos (12U)
13447#define SYSCFG_EXTICR1_EXTI3_Msk (0x7UL << SYSCFG_EXTICR1_EXTI3_Pos)
13448#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
13453#define SYSCFG_EXTICR1_EXTI0_PA (0x00000000UL)
13454#define SYSCFG_EXTICR1_EXTI0_PB (0x00000001UL)
13455#define SYSCFG_EXTICR1_EXTI0_PC (0x00000002UL)
13456#define SYSCFG_EXTICR1_EXTI0_PD (0x00000003UL)
13457#define SYSCFG_EXTICR1_EXTI0_PE (0x00000004UL)
13458#define SYSCFG_EXTICR1_EXTI0_PF (0x00000005UL)
13459#define SYSCFG_EXTICR1_EXTI0_PG (0x00000006UL)
13460#define SYSCFG_EXTICR1_EXTI0_PH (0x00000007UL)
13465#define SYSCFG_EXTICR1_EXTI1_PA (0x00000000UL)
13466#define SYSCFG_EXTICR1_EXTI1_PB (0x00000010UL)
13467#define SYSCFG_EXTICR1_EXTI1_PC (0x00000020UL)
13468#define SYSCFG_EXTICR1_EXTI1_PD (0x00000030UL)
13469#define SYSCFG_EXTICR1_EXTI1_PE (0x00000040UL)
13470#define SYSCFG_EXTICR1_EXTI1_PF (0x00000050UL)
13471#define SYSCFG_EXTICR1_EXTI1_PG (0x00000060UL)
13472#define SYSCFG_EXTICR1_EXTI1_PH (0x00000070UL)
13477#define SYSCFG_EXTICR1_EXTI2_PA (0x00000000UL)
13478#define SYSCFG_EXTICR1_EXTI2_PB (0x00000100UL)
13479#define SYSCFG_EXTICR1_EXTI2_PC (0x00000200UL)
13480#define SYSCFG_EXTICR1_EXTI2_PD (0x00000300UL)
13481#define SYSCFG_EXTICR1_EXTI2_PE (0x00000400UL)
13482#define SYSCFG_EXTICR1_EXTI2_PF (0x00000500UL)
13483#define SYSCFG_EXTICR1_EXTI2_PG (0x00000600UL)
13488#define SYSCFG_EXTICR1_EXTI3_PA (0x00000000UL)
13489#define SYSCFG_EXTICR1_EXTI3_PB (0x00001000UL)
13490#define SYSCFG_EXTICR1_EXTI3_PC (0x00002000UL)
13491#define SYSCFG_EXTICR1_EXTI3_PD (0x00003000UL)
13492#define SYSCFG_EXTICR1_EXTI3_PE (0x00004000UL)
13493#define SYSCFG_EXTICR1_EXTI3_PF (0x00005000UL)
13494#define SYSCFG_EXTICR1_EXTI3_PG (0x00006000UL)
13496/***************** Bit definition for SYSCFG_EXTICR2 register ***************/
13497#define SYSCFG_EXTICR2_EXTI4_Pos (0U)
13498#define SYSCFG_EXTICR2_EXTI4_Msk (0x7UL << SYSCFG_EXTICR2_EXTI4_Pos)
13499#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
13500#define SYSCFG_EXTICR2_EXTI5_Pos (4U)
13501#define SYSCFG_EXTICR2_EXTI5_Msk (0x7UL << SYSCFG_EXTICR2_EXTI5_Pos)
13502#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
13503#define SYSCFG_EXTICR2_EXTI6_Pos (8U)
13504#define SYSCFG_EXTICR2_EXTI6_Msk (0x7UL << SYSCFG_EXTICR2_EXTI6_Pos)
13505#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
13506#define SYSCFG_EXTICR2_EXTI7_Pos (12U)
13507#define SYSCFG_EXTICR2_EXTI7_Msk (0x7UL << SYSCFG_EXTICR2_EXTI7_Pos)
13508#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
13512#define SYSCFG_EXTICR2_EXTI4_PA (0x00000000UL)
13513#define SYSCFG_EXTICR2_EXTI4_PB (0x00000001UL)
13514#define SYSCFG_EXTICR2_EXTI4_PC (0x00000002UL)
13515#define SYSCFG_EXTICR2_EXTI4_PD (0x00000003UL)
13516#define SYSCFG_EXTICR2_EXTI4_PE (0x00000004UL)
13517#define SYSCFG_EXTICR2_EXTI4_PF (0x00000005UL)
13518#define SYSCFG_EXTICR2_EXTI4_PG (0x00000006UL)
13523#define SYSCFG_EXTICR2_EXTI5_PA (0x00000000UL)
13524#define SYSCFG_EXTICR2_EXTI5_PB (0x00000010UL)
13525#define SYSCFG_EXTICR2_EXTI5_PC (0x00000020UL)
13526#define SYSCFG_EXTICR2_EXTI5_PD (0x00000030UL)
13527#define SYSCFG_EXTICR2_EXTI5_PE (0x00000040UL)
13528#define SYSCFG_EXTICR2_EXTI5_PF (0x00000050UL)
13529#define SYSCFG_EXTICR2_EXTI5_PG (0x00000060UL)
13534#define SYSCFG_EXTICR2_EXTI6_PA (0x00000000UL)
13535#define SYSCFG_EXTICR2_EXTI6_PB (0x00000100UL)
13536#define SYSCFG_EXTICR2_EXTI6_PC (0x00000200UL)
13537#define SYSCFG_EXTICR2_EXTI6_PD (0x00000300UL)
13538#define SYSCFG_EXTICR2_EXTI6_PE (0x00000400UL)
13539#define SYSCFG_EXTICR2_EXTI6_PF (0x00000500UL)
13540#define SYSCFG_EXTICR2_EXTI6_PG (0x00000600UL)
13545#define SYSCFG_EXTICR2_EXTI7_PA (0x00000000UL)
13546#define SYSCFG_EXTICR2_EXTI7_PB (0x00001000UL)
13547#define SYSCFG_EXTICR2_EXTI7_PC (0x00002000UL)
13548#define SYSCFG_EXTICR2_EXTI7_PD (0x00003000UL)
13549#define SYSCFG_EXTICR2_EXTI7_PE (0x00004000UL)
13550#define SYSCFG_EXTICR2_EXTI7_PF (0x00005000UL)
13551#define SYSCFG_EXTICR2_EXTI7_PG (0x00006000UL)
13553/***************** Bit definition for SYSCFG_EXTICR3 register ***************/
13554#define SYSCFG_EXTICR3_EXTI8_Pos (0U)
13555#define SYSCFG_EXTICR3_EXTI8_Msk (0x7UL << SYSCFG_EXTICR3_EXTI8_Pos)
13556#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
13557#define SYSCFG_EXTICR3_EXTI9_Pos (4U)
13558#define SYSCFG_EXTICR3_EXTI9_Msk (0x7UL << SYSCFG_EXTICR3_EXTI9_Pos)
13559#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
13560#define SYSCFG_EXTICR3_EXTI10_Pos (8U)
13561#define SYSCFG_EXTICR3_EXTI10_Msk (0x7UL << SYSCFG_EXTICR3_EXTI10_Pos)
13562#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
13563#define SYSCFG_EXTICR3_EXTI11_Pos (12U)
13564#define SYSCFG_EXTICR3_EXTI11_Msk (0x7UL << SYSCFG_EXTICR3_EXTI11_Pos)
13565#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
13570#define SYSCFG_EXTICR3_EXTI8_PA (0x00000000UL)
13571#define SYSCFG_EXTICR3_EXTI8_PB (0x00000001UL)
13572#define SYSCFG_EXTICR3_EXTI8_PC (0x00000002UL)
13573#define SYSCFG_EXTICR3_EXTI8_PD (0x00000003UL)
13574#define SYSCFG_EXTICR3_EXTI8_PE (0x00000004UL)
13575#define SYSCFG_EXTICR3_EXTI8_PF (0x00000005UL)
13576#define SYSCFG_EXTICR3_EXTI8_PG (0x00000006UL)
13581#define SYSCFG_EXTICR3_EXTI9_PA (0x00000000UL)
13582#define SYSCFG_EXTICR3_EXTI9_PB (0x00000010UL)
13583#define SYSCFG_EXTICR3_EXTI9_PC (0x00000020UL)
13584#define SYSCFG_EXTICR3_EXTI9_PD (0x00000030UL)
13585#define SYSCFG_EXTICR3_EXTI9_PE (0x00000040UL)
13586#define SYSCFG_EXTICR3_EXTI9_PF (0x00000050UL)
13587#define SYSCFG_EXTICR3_EXTI9_PG (0x00000060UL)
13592#define SYSCFG_EXTICR3_EXTI10_PA (0x00000000UL)
13593#define SYSCFG_EXTICR3_EXTI10_PB (0x00000100UL)
13594#define SYSCFG_EXTICR3_EXTI10_PC (0x00000200UL)
13595#define SYSCFG_EXTICR3_EXTI10_PD (0x00000300UL)
13596#define SYSCFG_EXTICR3_EXTI10_PE (0x00000400UL)
13597#define SYSCFG_EXTICR3_EXTI10_PF (0x00000500UL)
13598#define SYSCFG_EXTICR3_EXTI10_PG (0x00000600UL)
13603#define SYSCFG_EXTICR3_EXTI11_PA (0x00000000UL)
13604#define SYSCFG_EXTICR3_EXTI11_PB (0x00001000UL)
13605#define SYSCFG_EXTICR3_EXTI11_PC (0x00002000UL)
13606#define SYSCFG_EXTICR3_EXTI11_PD (0x00003000UL)
13607#define SYSCFG_EXTICR3_EXTI11_PE (0x00004000UL)
13608#define SYSCFG_EXTICR3_EXTI11_PF (0x00005000UL)
13609#define SYSCFG_EXTICR3_EXTI11_PG (0x00006000UL)
13611/***************** Bit definition for SYSCFG_EXTICR4 register ***************/
13612#define SYSCFG_EXTICR4_EXTI12_Pos (0U)
13613#define SYSCFG_EXTICR4_EXTI12_Msk (0x7UL << SYSCFG_EXTICR4_EXTI12_Pos)
13614#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
13615#define SYSCFG_EXTICR4_EXTI13_Pos (4U)
13616#define SYSCFG_EXTICR4_EXTI13_Msk (0x7UL << SYSCFG_EXTICR4_EXTI13_Pos)
13617#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
13618#define SYSCFG_EXTICR4_EXTI14_Pos (8U)
13619#define SYSCFG_EXTICR4_EXTI14_Msk (0x7UL << SYSCFG_EXTICR4_EXTI14_Pos)
13620#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
13621#define SYSCFG_EXTICR4_EXTI15_Pos (12U)
13622#define SYSCFG_EXTICR4_EXTI15_Msk (0x7UL << SYSCFG_EXTICR4_EXTI15_Pos)
13623#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
13628#define SYSCFG_EXTICR4_EXTI12_PA (0x00000000UL)
13629#define SYSCFG_EXTICR4_EXTI12_PB (0x00000001UL)
13630#define SYSCFG_EXTICR4_EXTI12_PC (0x00000002UL)
13631#define SYSCFG_EXTICR4_EXTI12_PD (0x00000003UL)
13632#define SYSCFG_EXTICR4_EXTI12_PE (0x00000004UL)
13633#define SYSCFG_EXTICR4_EXTI12_PF (0x00000005UL)
13634#define SYSCFG_EXTICR4_EXTI12_PG (0x00000006UL)
13639#define SYSCFG_EXTICR4_EXTI13_PA (0x00000000UL)
13640#define SYSCFG_EXTICR4_EXTI13_PB (0x00000010UL)
13641#define SYSCFG_EXTICR4_EXTI13_PC (0x00000020UL)
13642#define SYSCFG_EXTICR4_EXTI13_PD (0x00000030UL)
13643#define SYSCFG_EXTICR4_EXTI13_PE (0x00000040UL)
13644#define SYSCFG_EXTICR4_EXTI13_PF (0x00000050UL)
13645#define SYSCFG_EXTICR4_EXTI13_PG (0x00000060UL)
13650#define SYSCFG_EXTICR4_EXTI14_PA (0x00000000UL)
13651#define SYSCFG_EXTICR4_EXTI14_PB (0x00000100UL)
13652#define SYSCFG_EXTICR4_EXTI14_PC (0x00000200UL)
13653#define SYSCFG_EXTICR4_EXTI14_PD (0x00000300UL)
13654#define SYSCFG_EXTICR4_EXTI14_PE (0x00000400UL)
13655#define SYSCFG_EXTICR4_EXTI14_PF (0x00000500UL)
13656#define SYSCFG_EXTICR4_EXTI14_PG (0x00000600UL)
13661#define SYSCFG_EXTICR4_EXTI15_PA (0x00000000UL)
13662#define SYSCFG_EXTICR4_EXTI15_PB (0x00001000UL)
13663#define SYSCFG_EXTICR4_EXTI15_PC (0x00002000UL)
13664#define SYSCFG_EXTICR4_EXTI15_PD (0x00003000UL)
13665#define SYSCFG_EXTICR4_EXTI15_PE (0x00004000UL)
13666#define SYSCFG_EXTICR4_EXTI15_PF (0x00005000UL)
13667#define SYSCFG_EXTICR4_EXTI15_PG (0x00006000UL)
13669/****************** Bit definition for SYSCFG_SCSR register ****************/
13670#define SYSCFG_SCSR_SRAM2ER_Pos (0U)
13671#define SYSCFG_SCSR_SRAM2ER_Msk (0x1UL << SYSCFG_SCSR_SRAM2ER_Pos)
13672#define SYSCFG_SCSR_SRAM2ER SYSCFG_SCSR_SRAM2ER_Msk
13673#define SYSCFG_SCSR_SRAM2BSY_Pos (1U)
13674#define SYSCFG_SCSR_SRAM2BSY_Msk (0x1UL << SYSCFG_SCSR_SRAM2BSY_Pos)
13675#define SYSCFG_SCSR_SRAM2BSY SYSCFG_SCSR_SRAM2BSY_Msk
13677/****************** Bit definition for SYSCFG_CFGR2 register ****************/
13678#define SYSCFG_CFGR2_CLL_Pos (0U)
13679#define SYSCFG_CFGR2_CLL_Msk (0x1UL << SYSCFG_CFGR2_CLL_Pos)
13680#define SYSCFG_CFGR2_CLL SYSCFG_CFGR2_CLL_Msk
13681#define SYSCFG_CFGR2_SPL_Pos (1U)
13682#define SYSCFG_CFGR2_SPL_Msk (0x1UL << SYSCFG_CFGR2_SPL_Pos)
13683#define SYSCFG_CFGR2_SPL SYSCFG_CFGR2_SPL_Msk
13684#define SYSCFG_CFGR2_PVDL_Pos (2U)
13685#define SYSCFG_CFGR2_PVDL_Msk (0x1UL << SYSCFG_CFGR2_PVDL_Pos)
13686#define SYSCFG_CFGR2_PVDL SYSCFG_CFGR2_PVDL_Msk
13687#define SYSCFG_CFGR2_ECCL_Pos (3U)
13688#define SYSCFG_CFGR2_ECCL_Msk (0x1UL << SYSCFG_CFGR2_ECCL_Pos)
13689#define SYSCFG_CFGR2_ECCL SYSCFG_CFGR2_ECCL_Msk
13690#define SYSCFG_CFGR2_SPF_Pos (8U)
13691#define SYSCFG_CFGR2_SPF_Msk (0x1UL << SYSCFG_CFGR2_SPF_Pos)
13692#define SYSCFG_CFGR2_SPF SYSCFG_CFGR2_SPF_Msk
13694/****************** Bit definition for SYSCFG_SWPR register ****************/
13695#define SYSCFG_SWPR_PAGE0_Pos (0U)
13696#define SYSCFG_SWPR_PAGE0_Msk (0x1UL << SYSCFG_SWPR_PAGE0_Pos)
13697#define SYSCFG_SWPR_PAGE0 SYSCFG_SWPR_PAGE0_Msk
13698#define SYSCFG_SWPR_PAGE1_Pos (1U)
13699#define SYSCFG_SWPR_PAGE1_Msk (0x1UL << SYSCFG_SWPR_PAGE1_Pos)
13700#define SYSCFG_SWPR_PAGE1 SYSCFG_SWPR_PAGE1_Msk
13701#define SYSCFG_SWPR_PAGE2_Pos (2U)
13702#define SYSCFG_SWPR_PAGE2_Msk (0x1UL << SYSCFG_SWPR_PAGE2_Pos)
13703#define SYSCFG_SWPR_PAGE2 SYSCFG_SWPR_PAGE2_Msk
13704#define SYSCFG_SWPR_PAGE3_Pos (3U)
13705#define SYSCFG_SWPR_PAGE3_Msk (0x1UL << SYSCFG_SWPR_PAGE3_Pos)
13706#define SYSCFG_SWPR_PAGE3 SYSCFG_SWPR_PAGE3_Msk
13707#define SYSCFG_SWPR_PAGE4_Pos (4U)
13708#define SYSCFG_SWPR_PAGE4_Msk (0x1UL << SYSCFG_SWPR_PAGE4_Pos)
13709#define SYSCFG_SWPR_PAGE4 SYSCFG_SWPR_PAGE4_Msk
13710#define SYSCFG_SWPR_PAGE5_Pos (5U)
13711#define SYSCFG_SWPR_PAGE5_Msk (0x1UL << SYSCFG_SWPR_PAGE5_Pos)
13712#define SYSCFG_SWPR_PAGE5 SYSCFG_SWPR_PAGE5_Msk
13713#define SYSCFG_SWPR_PAGE6_Pos (6U)
13714#define SYSCFG_SWPR_PAGE6_Msk (0x1UL << SYSCFG_SWPR_PAGE6_Pos)
13715#define SYSCFG_SWPR_PAGE6 SYSCFG_SWPR_PAGE6_Msk
13716#define SYSCFG_SWPR_PAGE7_Pos (7U)
13717#define SYSCFG_SWPR_PAGE7_Msk (0x1UL << SYSCFG_SWPR_PAGE7_Pos)
13718#define SYSCFG_SWPR_PAGE7 SYSCFG_SWPR_PAGE7_Msk
13719#define SYSCFG_SWPR_PAGE8_Pos (8U)
13720#define SYSCFG_SWPR_PAGE8_Msk (0x1UL << SYSCFG_SWPR_PAGE8_Pos)
13721#define SYSCFG_SWPR_PAGE8 SYSCFG_SWPR_PAGE8_Msk
13722#define SYSCFG_SWPR_PAGE9_Pos (9U)
13723#define SYSCFG_SWPR_PAGE9_Msk (0x1UL << SYSCFG_SWPR_PAGE9_Pos)
13724#define SYSCFG_SWPR_PAGE9 SYSCFG_SWPR_PAGE9_Msk
13725#define SYSCFG_SWPR_PAGE10_Pos (10U)
13726#define SYSCFG_SWPR_PAGE10_Msk (0x1UL << SYSCFG_SWPR_PAGE10_Pos)
13727#define SYSCFG_SWPR_PAGE10 SYSCFG_SWPR_PAGE10_Msk
13728#define SYSCFG_SWPR_PAGE11_Pos (11U)
13729#define SYSCFG_SWPR_PAGE11_Msk (0x1UL << SYSCFG_SWPR_PAGE11_Pos)
13730#define SYSCFG_SWPR_PAGE11 SYSCFG_SWPR_PAGE11_Msk
13731#define SYSCFG_SWPR_PAGE12_Pos (12U)
13732#define SYSCFG_SWPR_PAGE12_Msk (0x1UL << SYSCFG_SWPR_PAGE12_Pos)
13733#define SYSCFG_SWPR_PAGE12 SYSCFG_SWPR_PAGE12_Msk
13734#define SYSCFG_SWPR_PAGE13_Pos (13U)
13735#define SYSCFG_SWPR_PAGE13_Msk (0x1UL << SYSCFG_SWPR_PAGE13_Pos)
13736#define SYSCFG_SWPR_PAGE13 SYSCFG_SWPR_PAGE13_Msk
13737#define SYSCFG_SWPR_PAGE14_Pos (14U)
13738#define SYSCFG_SWPR_PAGE14_Msk (0x1UL << SYSCFG_SWPR_PAGE14_Pos)
13739#define SYSCFG_SWPR_PAGE14 SYSCFG_SWPR_PAGE14_Msk
13740#define SYSCFG_SWPR_PAGE15_Pos (15U)
13741#define SYSCFG_SWPR_PAGE15_Msk (0x1UL << SYSCFG_SWPR_PAGE15_Pos)
13742#define SYSCFG_SWPR_PAGE15 SYSCFG_SWPR_PAGE15_Msk
13743#define SYSCFG_SWPR_PAGE16_Pos (16U)
13744#define SYSCFG_SWPR_PAGE16_Msk (0x1UL << SYSCFG_SWPR_PAGE16_Pos)
13745#define SYSCFG_SWPR_PAGE16 SYSCFG_SWPR_PAGE16_Msk
13746#define SYSCFG_SWPR_PAGE17_Pos (17U)
13747#define SYSCFG_SWPR_PAGE17_Msk (0x1UL << SYSCFG_SWPR_PAGE17_Pos)
13748#define SYSCFG_SWPR_PAGE17 SYSCFG_SWPR_PAGE17_Msk
13749#define SYSCFG_SWPR_PAGE18_Pos (18U)
13750#define SYSCFG_SWPR_PAGE18_Msk (0x1UL << SYSCFG_SWPR_PAGE18_Pos)
13751#define SYSCFG_SWPR_PAGE18 SYSCFG_SWPR_PAGE18_Msk
13752#define SYSCFG_SWPR_PAGE19_Pos (19U)
13753#define SYSCFG_SWPR_PAGE19_Msk (0x1UL << SYSCFG_SWPR_PAGE19_Pos)
13754#define SYSCFG_SWPR_PAGE19 SYSCFG_SWPR_PAGE19_Msk
13755#define SYSCFG_SWPR_PAGE20_Pos (20U)
13756#define SYSCFG_SWPR_PAGE20_Msk (0x1UL << SYSCFG_SWPR_PAGE20_Pos)
13757#define SYSCFG_SWPR_PAGE20 SYSCFG_SWPR_PAGE20_Msk
13758#define SYSCFG_SWPR_PAGE21_Pos (21U)
13759#define SYSCFG_SWPR_PAGE21_Msk (0x1UL << SYSCFG_SWPR_PAGE21_Pos)
13760#define SYSCFG_SWPR_PAGE21 SYSCFG_SWPR_PAGE21_Msk
13761#define SYSCFG_SWPR_PAGE22_Pos (22U)
13762#define SYSCFG_SWPR_PAGE22_Msk (0x1UL << SYSCFG_SWPR_PAGE22_Pos)
13763#define SYSCFG_SWPR_PAGE22 SYSCFG_SWPR_PAGE22_Msk
13764#define SYSCFG_SWPR_PAGE23_Pos (23U)
13765#define SYSCFG_SWPR_PAGE23_Msk (0x1UL << SYSCFG_SWPR_PAGE23_Pos)
13766#define SYSCFG_SWPR_PAGE23 SYSCFG_SWPR_PAGE23_Msk
13767#define SYSCFG_SWPR_PAGE24_Pos (24U)
13768#define SYSCFG_SWPR_PAGE24_Msk (0x1UL << SYSCFG_SWPR_PAGE24_Pos)
13769#define SYSCFG_SWPR_PAGE24 SYSCFG_SWPR_PAGE24_Msk
13770#define SYSCFG_SWPR_PAGE25_Pos (25U)
13771#define SYSCFG_SWPR_PAGE25_Msk (0x1UL << SYSCFG_SWPR_PAGE25_Pos)
13772#define SYSCFG_SWPR_PAGE25 SYSCFG_SWPR_PAGE25_Msk
13773#define SYSCFG_SWPR_PAGE26_Pos (26U)
13774#define SYSCFG_SWPR_PAGE26_Msk (0x1UL << SYSCFG_SWPR_PAGE26_Pos)
13775#define SYSCFG_SWPR_PAGE26 SYSCFG_SWPR_PAGE26_Msk
13776#define SYSCFG_SWPR_PAGE27_Pos (27U)
13777#define SYSCFG_SWPR_PAGE27_Msk (0x1UL << SYSCFG_SWPR_PAGE27_Pos)
13778#define SYSCFG_SWPR_PAGE27 SYSCFG_SWPR_PAGE27_Msk
13779#define SYSCFG_SWPR_PAGE28_Pos (28U)
13780#define SYSCFG_SWPR_PAGE28_Msk (0x1UL << SYSCFG_SWPR_PAGE28_Pos)
13781#define SYSCFG_SWPR_PAGE28 SYSCFG_SWPR_PAGE28_Msk
13782#define SYSCFG_SWPR_PAGE29_Pos (29U)
13783#define SYSCFG_SWPR_PAGE29_Msk (0x1UL << SYSCFG_SWPR_PAGE29_Pos)
13784#define SYSCFG_SWPR_PAGE29 SYSCFG_SWPR_PAGE29_Msk
13785#define SYSCFG_SWPR_PAGE30_Pos (30U)
13786#define SYSCFG_SWPR_PAGE30_Msk (0x1UL << SYSCFG_SWPR_PAGE30_Pos)
13787#define SYSCFG_SWPR_PAGE30 SYSCFG_SWPR_PAGE30_Msk
13788#define SYSCFG_SWPR_PAGE31_Pos (31U)
13789#define SYSCFG_SWPR_PAGE31_Msk (0x1UL << SYSCFG_SWPR_PAGE31_Pos)
13790#define SYSCFG_SWPR_PAGE31 SYSCFG_SWPR_PAGE31_Msk
13792/****************** Bit definition for SYSCFG_SKR register ****************/
13793#define SYSCFG_SKR_KEY_Pos (0U)
13794#define SYSCFG_SKR_KEY_Msk (0xFFUL << SYSCFG_SKR_KEY_Pos)
13795#define SYSCFG_SKR_KEY SYSCFG_SKR_KEY_Msk
13800/******************************************************************************/
13801/* */
13802/* TIM */
13803/* */
13804/******************************************************************************/
13805/******************* Bit definition for TIM_CR1 register ********************/
13806#define TIM_CR1_CEN_Pos (0U)
13807#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
13808#define TIM_CR1_CEN TIM_CR1_CEN_Msk
13809#define TIM_CR1_UDIS_Pos (1U)
13810#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
13811#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk
13812#define TIM_CR1_URS_Pos (2U)
13813#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
13814#define TIM_CR1_URS TIM_CR1_URS_Msk
13815#define TIM_CR1_OPM_Pos (3U)
13816#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
13817#define TIM_CR1_OPM TIM_CR1_OPM_Msk
13818#define TIM_CR1_DIR_Pos (4U)
13819#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
13820#define TIM_CR1_DIR TIM_CR1_DIR_Msk
13822#define TIM_CR1_CMS_Pos (5U)
13823#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
13824#define TIM_CR1_CMS TIM_CR1_CMS_Msk
13825#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
13826#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
13828#define TIM_CR1_ARPE_Pos (7U)
13829#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
13830#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk
13832#define TIM_CR1_CKD_Pos (8U)
13833#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
13834#define TIM_CR1_CKD TIM_CR1_CKD_Msk
13835#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
13836#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
13838#define TIM_CR1_UIFREMAP_Pos (11U)
13839#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)
13840#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk
13842/******************* Bit definition for TIM_CR2 register ********************/
13843#define TIM_CR2_CCPC_Pos (0U)
13844#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
13845#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk
13846#define TIM_CR2_CCUS_Pos (2U)
13847#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
13848#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk
13849#define TIM_CR2_CCDS_Pos (3U)
13850#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
13851#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk
13853#define TIM_CR2_MMS_Pos (4U)
13854#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
13855#define TIM_CR2_MMS TIM_CR2_MMS_Msk
13856#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
13857#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
13858#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
13860#define TIM_CR2_TI1S_Pos (7U)
13861#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
13862#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk
13863#define TIM_CR2_OIS1_Pos (8U)
13864#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
13865#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
13866#define TIM_CR2_OIS1N_Pos (9U)
13867#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
13868#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
13869#define TIM_CR2_OIS2_Pos (10U)
13870#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
13871#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
13872#define TIM_CR2_OIS2N_Pos (11U)
13873#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
13874#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
13875#define TIM_CR2_OIS3_Pos (12U)
13876#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
13877#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
13878#define TIM_CR2_OIS3N_Pos (13U)
13879#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
13880#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
13881#define TIM_CR2_OIS4_Pos (14U)
13882#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
13883#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
13884#define TIM_CR2_OIS5_Pos (16U)
13885#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)
13886#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk
13887#define TIM_CR2_OIS6_Pos (18U)
13888#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)
13889#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk
13891#define TIM_CR2_MMS2_Pos (20U)
13892#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)
13893#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk
13894#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)
13895#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)
13896#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)
13897#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)
13899/******************* Bit definition for TIM_SMCR register *******************/
13900#define TIM_SMCR_SMS_Pos (0U)
13901#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)
13902#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk
13903#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)
13904#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)
13905#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)
13906#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)
13908#define TIM_SMCR_OCCS_Pos (3U)
13909#define TIM_SMCR_OCCS_Msk (0x1UL << TIM_SMCR_OCCS_Pos)
13910#define TIM_SMCR_OCCS TIM_SMCR_OCCS_Msk
13912#define TIM_SMCR_TS_Pos (4U)
13913#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)
13914#define TIM_SMCR_TS TIM_SMCR_TS_Msk
13915#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)
13916#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)
13917#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)
13919#define TIM_SMCR_MSM_Pos (7U)
13920#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
13921#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk
13923#define TIM_SMCR_ETF_Pos (8U)
13924#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
13925#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk
13926#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
13927#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
13928#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
13929#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
13931#define TIM_SMCR_ETPS_Pos (12U)
13932#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
13933#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
13934#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
13935#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
13937#define TIM_SMCR_ECE_Pos (14U)
13938#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
13939#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk
13940#define TIM_SMCR_ETP_Pos (15U)
13941#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
13942#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk
13944/******************* Bit definition for TIM_DIER register *******************/
13945#define TIM_DIER_UIE_Pos (0U)
13946#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
13947#define TIM_DIER_UIE TIM_DIER_UIE_Msk
13948#define TIM_DIER_CC1IE_Pos (1U)
13949#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
13950#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
13951#define TIM_DIER_CC2IE_Pos (2U)
13952#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
13953#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
13954#define TIM_DIER_CC3IE_Pos (3U)
13955#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
13956#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
13957#define TIM_DIER_CC4IE_Pos (4U)
13958#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
13959#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
13960#define TIM_DIER_COMIE_Pos (5U)
13961#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
13962#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk
13963#define TIM_DIER_TIE_Pos (6U)
13964#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
13965#define TIM_DIER_TIE TIM_DIER_TIE_Msk
13966#define TIM_DIER_BIE_Pos (7U)
13967#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
13968#define TIM_DIER_BIE TIM_DIER_BIE_Msk
13969#define TIM_DIER_UDE_Pos (8U)
13970#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
13971#define TIM_DIER_UDE TIM_DIER_UDE_Msk
13972#define TIM_DIER_CC1DE_Pos (9U)
13973#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
13974#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
13975#define TIM_DIER_CC2DE_Pos (10U)
13976#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
13977#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
13978#define TIM_DIER_CC3DE_Pos (11U)
13979#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
13980#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
13981#define TIM_DIER_CC4DE_Pos (12U)
13982#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
13983#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
13984#define TIM_DIER_COMDE_Pos (13U)
13985#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
13986#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk
13987#define TIM_DIER_TDE_Pos (14U)
13988#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
13989#define TIM_DIER_TDE TIM_DIER_TDE_Msk
13991/******************** Bit definition for TIM_SR register ********************/
13992#define TIM_SR_UIF_Pos (0U)
13993#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
13994#define TIM_SR_UIF TIM_SR_UIF_Msk
13995#define TIM_SR_CC1IF_Pos (1U)
13996#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
13997#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk
13998#define TIM_SR_CC2IF_Pos (2U)
13999#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
14000#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk
14001#define TIM_SR_CC3IF_Pos (3U)
14002#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
14003#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk
14004#define TIM_SR_CC4IF_Pos (4U)
14005#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
14006#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk
14007#define TIM_SR_COMIF_Pos (5U)
14008#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
14009#define TIM_SR_COMIF TIM_SR_COMIF_Msk
14010#define TIM_SR_TIF_Pos (6U)
14011#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
14012#define TIM_SR_TIF TIM_SR_TIF_Msk
14013#define TIM_SR_BIF_Pos (7U)
14014#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
14015#define TIM_SR_BIF TIM_SR_BIF_Msk
14016#define TIM_SR_B2IF_Pos (8U)
14017#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)
14018#define TIM_SR_B2IF TIM_SR_B2IF_Msk
14019#define TIM_SR_CC1OF_Pos (9U)
14020#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
14021#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk
14022#define TIM_SR_CC2OF_Pos (10U)
14023#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
14024#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk
14025#define TIM_SR_CC3OF_Pos (11U)
14026#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
14027#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk
14028#define TIM_SR_CC4OF_Pos (12U)
14029#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
14030#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk
14031#define TIM_SR_SBIF_Pos (13U)
14032#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)
14033#define TIM_SR_SBIF TIM_SR_SBIF_Msk
14034#define TIM_SR_CC5IF_Pos (16U)
14035#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)
14036#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk
14037#define TIM_SR_CC6IF_Pos (17U)
14038#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)
14039#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk
14042/******************* Bit definition for TIM_EGR register ********************/
14043#define TIM_EGR_UG_Pos (0U)
14044#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
14045#define TIM_EGR_UG TIM_EGR_UG_Msk
14046#define TIM_EGR_CC1G_Pos (1U)
14047#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
14048#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk
14049#define TIM_EGR_CC2G_Pos (2U)
14050#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
14051#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk
14052#define TIM_EGR_CC3G_Pos (3U)
14053#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
14054#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk
14055#define TIM_EGR_CC4G_Pos (4U)
14056#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
14057#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk
14058#define TIM_EGR_COMG_Pos (5U)
14059#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
14060#define TIM_EGR_COMG TIM_EGR_COMG_Msk
14061#define TIM_EGR_TG_Pos (6U)
14062#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
14063#define TIM_EGR_TG TIM_EGR_TG_Msk
14064#define TIM_EGR_BG_Pos (7U)
14065#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
14066#define TIM_EGR_BG TIM_EGR_BG_Msk
14067#define TIM_EGR_B2G_Pos (8U)
14068#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)
14069#define TIM_EGR_B2G TIM_EGR_B2G_Msk
14072/****************** Bit definition for TIM_CCMR1 register *******************/
14073#define TIM_CCMR1_CC1S_Pos (0U)
14074#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
14075#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
14076#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
14077#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
14079#define TIM_CCMR1_OC1FE_Pos (2U)
14080#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
14081#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
14082#define TIM_CCMR1_OC1PE_Pos (3U)
14083#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
14084#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
14086#define TIM_CCMR1_OC1M_Pos (4U)
14087#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)
14088#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
14089#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)
14090#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)
14091#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)
14092#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)
14094#define TIM_CCMR1_OC1CE_Pos (7U)
14095#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
14096#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
14098#define TIM_CCMR1_CC2S_Pos (8U)
14099#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
14100#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
14101#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
14102#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
14104#define TIM_CCMR1_OC2FE_Pos (10U)
14105#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
14106#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
14107#define TIM_CCMR1_OC2PE_Pos (11U)
14108#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
14109#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
14111#define TIM_CCMR1_OC2M_Pos (12U)
14112#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)
14113#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
14114#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)
14115#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)
14116#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)
14117#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)
14119#define TIM_CCMR1_OC2CE_Pos (15U)
14120#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
14121#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
14123/*----------------------------------------------------------------------------*/
14124#define TIM_CCMR1_IC1PSC_Pos (2U)
14125#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
14126#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
14127#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
14128#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
14130#define TIM_CCMR1_IC1F_Pos (4U)
14131#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
14132#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
14133#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
14134#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
14135#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
14136#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
14138#define TIM_CCMR1_IC2PSC_Pos (10U)
14139#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
14140#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
14141#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
14142#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
14144#define TIM_CCMR1_IC2F_Pos (12U)
14145#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
14146#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
14147#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
14148#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
14149#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
14150#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
14152/****************** Bit definition for TIM_CCMR2 register *******************/
14153#define TIM_CCMR2_CC3S_Pos (0U)
14154#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
14155#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
14156#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
14157#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
14159#define TIM_CCMR2_OC3FE_Pos (2U)
14160#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
14161#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
14162#define TIM_CCMR2_OC3PE_Pos (3U)
14163#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
14164#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
14166#define TIM_CCMR2_OC3M_Pos (4U)
14167#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)
14168#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
14169#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)
14170#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)
14171#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)
14172#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)
14174#define TIM_CCMR2_OC3CE_Pos (7U)
14175#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
14176#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
14178#define TIM_CCMR2_CC4S_Pos (8U)
14179#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
14180#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
14181#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
14182#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
14184#define TIM_CCMR2_OC4FE_Pos (10U)
14185#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
14186#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
14187#define TIM_CCMR2_OC4PE_Pos (11U)
14188#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
14189#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
14191#define TIM_CCMR2_OC4M_Pos (12U)
14192#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)
14193#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
14194#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)
14195#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)
14196#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)
14197#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)
14199#define TIM_CCMR2_OC4CE_Pos (15U)
14200#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
14201#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
14203/*----------------------------------------------------------------------------*/
14204#define TIM_CCMR2_IC3PSC_Pos (2U)
14205#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
14206#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
14207#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
14208#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
14210#define TIM_CCMR2_IC3F_Pos (4U)
14211#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
14212#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
14213#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
14214#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
14215#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
14216#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
14218#define TIM_CCMR2_IC4PSC_Pos (10U)
14219#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
14220#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
14221#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
14222#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
14224#define TIM_CCMR2_IC4F_Pos (12U)
14225#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
14226#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
14227#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
14228#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
14229#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
14230#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
14232/****************** Bit definition for TIM_CCMR3 register *******************/
14233#define TIM_CCMR3_OC5FE_Pos (2U)
14234#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)
14235#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk
14236#define TIM_CCMR3_OC5PE_Pos (3U)
14237#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)
14238#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk
14240#define TIM_CCMR3_OC5M_Pos (4U)
14241#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)
14242#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk
14243#define TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)
14244#define TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)
14245#define TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)
14246#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)
14248#define TIM_CCMR3_OC5CE_Pos (7U)
14249#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)
14250#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk
14252#define TIM_CCMR3_OC6FE_Pos (10U)
14253#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)
14254#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk
14255#define TIM_CCMR3_OC6PE_Pos (11U)
14256#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)
14257#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk
14259#define TIM_CCMR3_OC6M_Pos (12U)
14260#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)
14261#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk
14262#define TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)
14263#define TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)
14264#define TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)
14265#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)
14267#define TIM_CCMR3_OC6CE_Pos (15U)
14268#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)
14269#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk
14271/******************* Bit definition for TIM_CCER register *******************/
14272#define TIM_CCER_CC1E_Pos (0U)
14273#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
14274#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk
14275#define TIM_CCER_CC1P_Pos (1U)
14276#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
14277#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk
14278#define TIM_CCER_CC1NE_Pos (2U)
14279#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
14280#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
14281#define TIM_CCER_CC1NP_Pos (3U)
14282#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
14283#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
14284#define TIM_CCER_CC2E_Pos (4U)
14285#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
14286#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk
14287#define TIM_CCER_CC2P_Pos (5U)
14288#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
14289#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk
14290#define TIM_CCER_CC2NE_Pos (6U)
14291#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
14292#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
14293#define TIM_CCER_CC2NP_Pos (7U)
14294#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
14295#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
14296#define TIM_CCER_CC3E_Pos (8U)
14297#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
14298#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk
14299#define TIM_CCER_CC3P_Pos (9U)
14300#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
14301#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk
14302#define TIM_CCER_CC3NE_Pos (10U)
14303#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
14304#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
14305#define TIM_CCER_CC3NP_Pos (11U)
14306#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
14307#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
14308#define TIM_CCER_CC4E_Pos (12U)
14309#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
14310#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk
14311#define TIM_CCER_CC4P_Pos (13U)
14312#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
14313#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk
14314#define TIM_CCER_CC4NP_Pos (15U)
14315#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
14316#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
14317#define TIM_CCER_CC5E_Pos (16U)
14318#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)
14319#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk
14320#define TIM_CCER_CC5P_Pos (17U)
14321#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)
14322#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk
14323#define TIM_CCER_CC6E_Pos (20U)
14324#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)
14325#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk
14326#define TIM_CCER_CC6P_Pos (21U)
14327#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)
14328#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk
14330/******************* Bit definition for TIM_CNT register ********************/
14331#define TIM_CNT_CNT_Pos (0U)
14332#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
14333#define TIM_CNT_CNT TIM_CNT_CNT_Msk
14334#define TIM_CNT_UIFCPY_Pos (31U)
14335#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)
14336#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk
14338/******************* Bit definition for TIM_PSC register ********************/
14339#define TIM_PSC_PSC_Pos (0U)
14340#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
14341#define TIM_PSC_PSC TIM_PSC_PSC_Msk
14343/******************* Bit definition for TIM_ARR register ********************/
14344#define TIM_ARR_ARR_Pos (0U)
14345#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
14346#define TIM_ARR_ARR TIM_ARR_ARR_Msk
14348/******************* Bit definition for TIM_RCR register ********************/
14349#define TIM_RCR_REP_Pos (0U)
14350#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)
14351#define TIM_RCR_REP TIM_RCR_REP_Msk
14353/******************* Bit definition for TIM_CCR1 register *******************/
14354#define TIM_CCR1_CCR1_Pos (0U)
14355#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
14356#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
14358/******************* Bit definition for TIM_CCR2 register *******************/
14359#define TIM_CCR2_CCR2_Pos (0U)
14360#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
14361#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
14363/******************* Bit definition for TIM_CCR3 register *******************/
14364#define TIM_CCR3_CCR3_Pos (0U)
14365#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
14366#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
14368/******************* Bit definition for TIM_CCR4 register *******************/
14369#define TIM_CCR4_CCR4_Pos (0U)
14370#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
14371#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
14373/******************* Bit definition for TIM_CCR5 register *******************/
14374#define TIM_CCR5_CCR5_Pos (0U)
14375#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)
14376#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk
14377#define TIM_CCR5_GC5C1_Pos (29U)
14378#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)
14379#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk
14380#define TIM_CCR5_GC5C2_Pos (30U)
14381#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)
14382#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk
14383#define TIM_CCR5_GC5C3_Pos (31U)
14384#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)
14385#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk
14387/******************* Bit definition for TIM_CCR6 register *******************/
14388#define TIM_CCR6_CCR6_Pos (0U)
14389#define TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos)
14390#define TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk
14392/******************* Bit definition for TIM_BDTR register *******************/
14393#define TIM_BDTR_DTG_Pos (0U)
14394#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
14395#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk
14396#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
14397#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
14398#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
14399#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
14400#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
14401#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
14402#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
14403#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
14405#define TIM_BDTR_LOCK_Pos (8U)
14406#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
14407#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
14408#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
14409#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
14411#define TIM_BDTR_OSSI_Pos (10U)
14412#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
14413#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
14414#define TIM_BDTR_OSSR_Pos (11U)
14415#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
14416#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
14417#define TIM_BDTR_BKE_Pos (12U)
14418#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
14419#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk
14420#define TIM_BDTR_BKP_Pos (13U)
14421#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
14422#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk
14423#define TIM_BDTR_AOE_Pos (14U)
14424#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
14425#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk
14426#define TIM_BDTR_MOE_Pos (15U)
14427#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
14428#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk
14430#define TIM_BDTR_BKF_Pos (16U)
14431#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)
14432#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk
14433#define TIM_BDTR_BK2F_Pos (20U)
14434#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)
14435#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk
14437#define TIM_BDTR_BK2E_Pos (24U)
14438#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)
14439#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk
14440#define TIM_BDTR_BK2P_Pos (25U)
14441#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)
14442#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk
14444/******************* Bit definition for TIM_DCR register ********************/
14445#define TIM_DCR_DBA_Pos (0U)
14446#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
14447#define TIM_DCR_DBA TIM_DCR_DBA_Msk
14448#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
14449#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
14450#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
14451#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
14452#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
14454#define TIM_DCR_DBL_Pos (8U)
14455#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
14456#define TIM_DCR_DBL TIM_DCR_DBL_Msk
14457#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
14458#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
14459#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
14460#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
14461#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
14463/******************* Bit definition for TIM_DMAR register *******************/
14464#define TIM_DMAR_DMAB_Pos (0U)
14465#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
14466#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
14468/******************* Bit definition for TIM1_OR1 register *******************/
14469#define TIM1_OR1_ETR_ADC1_RMP_Pos (0U)
14470#define TIM1_OR1_ETR_ADC1_RMP_Msk (0x3UL << TIM1_OR1_ETR_ADC1_RMP_Pos)
14471#define TIM1_OR1_ETR_ADC1_RMP TIM1_OR1_ETR_ADC1_RMP_Msk
14472#define TIM1_OR1_ETR_ADC1_RMP_0 (0x1UL << TIM1_OR1_ETR_ADC1_RMP_Pos)
14473#define TIM1_OR1_ETR_ADC1_RMP_1 (0x2UL << TIM1_OR1_ETR_ADC1_RMP_Pos)
14475#define TIM1_OR1_ETR_ADC3_RMP_Pos (2U)
14476#define TIM1_OR1_ETR_ADC3_RMP_Msk (0x3UL << TIM1_OR1_ETR_ADC3_RMP_Pos)
14477#define TIM1_OR1_ETR_ADC3_RMP TIM1_OR1_ETR_ADC3_RMP_Msk
14478#define TIM1_OR1_ETR_ADC3_RMP_0 (0x1UL << TIM1_OR1_ETR_ADC3_RMP_Pos)
14479#define TIM1_OR1_ETR_ADC3_RMP_1 (0x2UL << TIM1_OR1_ETR_ADC3_RMP_Pos)
14481#define TIM1_OR1_TI1_RMP_Pos (4U)
14482#define TIM1_OR1_TI1_RMP_Msk (0x1UL << TIM1_OR1_TI1_RMP_Pos)
14483#define TIM1_OR1_TI1_RMP TIM1_OR1_TI1_RMP_Msk
14485/******************* Bit definition for TIM1_OR2 register *******************/
14486#define TIM1_OR2_BKINE_Pos (0U)
14487#define TIM1_OR2_BKINE_Msk (0x1UL << TIM1_OR2_BKINE_Pos)
14488#define TIM1_OR2_BKINE TIM1_OR2_BKINE_Msk
14489#define TIM1_OR2_BKCMP1E_Pos (1U)
14490#define TIM1_OR2_BKCMP1E_Msk (0x1UL << TIM1_OR2_BKCMP1E_Pos)
14491#define TIM1_OR2_BKCMP1E TIM1_OR2_BKCMP1E_Msk
14492#define TIM1_OR2_BKCMP2E_Pos (2U)
14493#define TIM1_OR2_BKCMP2E_Msk (0x1UL << TIM1_OR2_BKCMP2E_Pos)
14494#define TIM1_OR2_BKCMP2E TIM1_OR2_BKCMP2E_Msk
14495#define TIM1_OR2_BKDF1BK0E_Pos (8U)
14496#define TIM1_OR2_BKDF1BK0E_Msk (0x1UL << TIM1_OR2_BKDF1BK0E_Pos)
14497#define TIM1_OR2_BKDF1BK0E TIM1_OR2_BKDF1BK0E_Msk
14498#define TIM1_OR2_BKINP_Pos (9U)
14499#define TIM1_OR2_BKINP_Msk (0x1UL << TIM1_OR2_BKINP_Pos)
14500#define TIM1_OR2_BKINP TIM1_OR2_BKINP_Msk
14501#define TIM1_OR2_BKCMP1P_Pos (10U)
14502#define TIM1_OR2_BKCMP1P_Msk (0x1UL << TIM1_OR2_BKCMP1P_Pos)
14503#define TIM1_OR2_BKCMP1P TIM1_OR2_BKCMP1P_Msk
14504#define TIM1_OR2_BKCMP2P_Pos (11U)
14505#define TIM1_OR2_BKCMP2P_Msk (0x1UL << TIM1_OR2_BKCMP2P_Pos)
14506#define TIM1_OR2_BKCMP2P TIM1_OR2_BKCMP2P_Msk
14508#define TIM1_OR2_ETRSEL_Pos (14U)
14509#define TIM1_OR2_ETRSEL_Msk (0x7UL << TIM1_OR2_ETRSEL_Pos)
14510#define TIM1_OR2_ETRSEL TIM1_OR2_ETRSEL_Msk
14511#define TIM1_OR2_ETRSEL_0 (0x1UL << TIM1_OR2_ETRSEL_Pos)
14512#define TIM1_OR2_ETRSEL_1 (0x2UL << TIM1_OR2_ETRSEL_Pos)
14513#define TIM1_OR2_ETRSEL_2 (0x4UL << TIM1_OR2_ETRSEL_Pos)
14515/******************* Bit definition for TIM1_OR3 register *******************/
14516#define TIM1_OR3_BK2INE_Pos (0U)
14517#define TIM1_OR3_BK2INE_Msk (0x1UL << TIM1_OR3_BK2INE_Pos)
14518#define TIM1_OR3_BK2INE TIM1_OR3_BK2INE_Msk
14519#define TIM1_OR3_BK2CMP1E_Pos (1U)
14520#define TIM1_OR3_BK2CMP1E_Msk (0x1UL << TIM1_OR3_BK2CMP1E_Pos)
14521#define TIM1_OR3_BK2CMP1E TIM1_OR3_BK2CMP1E_Msk
14522#define TIM1_OR3_BK2CMP2E_Pos (2U)
14523#define TIM1_OR3_BK2CMP2E_Msk (0x1UL << TIM1_OR3_BK2CMP2E_Pos)
14524#define TIM1_OR3_BK2CMP2E TIM1_OR3_BK2CMP2E_Msk
14525#define TIM1_OR3_BK2DF1BK1E_Pos (8U)
14526#define TIM1_OR3_BK2DF1BK1E_Msk (0x1UL << TIM1_OR3_BK2DF1BK1E_Pos)
14527#define TIM1_OR3_BK2DF1BK1E TIM1_OR3_BK2DF1BK1E_Msk
14528#define TIM1_OR3_BK2INP_Pos (9U)
14529#define TIM1_OR3_BK2INP_Msk (0x1UL << TIM1_OR3_BK2INP_Pos)
14530#define TIM1_OR3_BK2INP TIM1_OR3_BK2INP_Msk
14531#define TIM1_OR3_BK2CMP1P_Pos (10U)
14532#define TIM1_OR3_BK2CMP1P_Msk (0x1UL << TIM1_OR3_BK2CMP1P_Pos)
14533#define TIM1_OR3_BK2CMP1P TIM1_OR3_BK2CMP1P_Msk
14534#define TIM1_OR3_BK2CMP2P_Pos (11U)
14535#define TIM1_OR3_BK2CMP2P_Msk (0x1UL << TIM1_OR3_BK2CMP2P_Pos)
14536#define TIM1_OR3_BK2CMP2P TIM1_OR3_BK2CMP2P_Msk
14538/******************* Bit definition for TIM8_OR1 register *******************/
14539#define TIM8_OR1_ETR_ADC2_RMP_Pos (0U)
14540#define TIM8_OR1_ETR_ADC2_RMP_Msk (0x3UL << TIM8_OR1_ETR_ADC2_RMP_Pos)
14541#define TIM8_OR1_ETR_ADC2_RMP TIM8_OR1_ETR_ADC2_RMP_Msk
14542#define TIM8_OR1_ETR_ADC2_RMP_0 (0x1UL << TIM8_OR1_ETR_ADC2_RMP_Pos)
14543#define TIM8_OR1_ETR_ADC2_RMP_1 (0x2UL << TIM8_OR1_ETR_ADC2_RMP_Pos)
14545#define TIM8_OR1_ETR_ADC3_RMP_Pos (2U)
14546#define TIM8_OR1_ETR_ADC3_RMP_Msk (0x3UL << TIM8_OR1_ETR_ADC3_RMP_Pos)
14547#define TIM8_OR1_ETR_ADC3_RMP TIM8_OR1_ETR_ADC3_RMP_Msk
14548#define TIM8_OR1_ETR_ADC3_RMP_0 (0x1UL << TIM8_OR1_ETR_ADC3_RMP_Pos)
14549#define TIM8_OR1_ETR_ADC3_RMP_1 (0x2UL << TIM8_OR1_ETR_ADC3_RMP_Pos)
14551#define TIM8_OR1_TI1_RMP_Pos (4U)
14552#define TIM8_OR1_TI1_RMP_Msk (0x1UL << TIM8_OR1_TI1_RMP_Pos)
14553#define TIM8_OR1_TI1_RMP TIM8_OR1_TI1_RMP_Msk
14555/******************* Bit definition for TIM8_OR2 register *******************/
14556#define TIM8_OR2_BKINE_Pos (0U)
14557#define TIM8_OR2_BKINE_Msk (0x1UL << TIM8_OR2_BKINE_Pos)
14558#define TIM8_OR2_BKINE TIM8_OR2_BKINE_Msk
14559#define TIM8_OR2_BKCMP1E_Pos (1U)
14560#define TIM8_OR2_BKCMP1E_Msk (0x1UL << TIM8_OR2_BKCMP1E_Pos)
14561#define TIM8_OR2_BKCMP1E TIM8_OR2_BKCMP1E_Msk
14562#define TIM8_OR2_BKCMP2E_Pos (2U)
14563#define TIM8_OR2_BKCMP2E_Msk (0x1UL << TIM8_OR2_BKCMP2E_Pos)
14564#define TIM8_OR2_BKCMP2E TIM8_OR2_BKCMP2E_Msk
14565#define TIM8_OR2_BKDF1BK2E_Pos (8U)
14566#define TIM8_OR2_BKDF1BK2E_Msk (0x1UL << TIM8_OR2_BKDF1BK2E_Pos)
14567#define TIM8_OR2_BKDF1BK2E TIM8_OR2_BKDF1BK2E_Msk
14568#define TIM8_OR2_BKINP_Pos (9U)
14569#define TIM8_OR2_BKINP_Msk (0x1UL << TIM8_OR2_BKINP_Pos)
14570#define TIM8_OR2_BKINP TIM8_OR2_BKINP_Msk
14571#define TIM8_OR2_BKCMP1P_Pos (10U)
14572#define TIM8_OR2_BKCMP1P_Msk (0x1UL << TIM8_OR2_BKCMP1P_Pos)
14573#define TIM8_OR2_BKCMP1P TIM8_OR2_BKCMP1P_Msk
14574#define TIM8_OR2_BKCMP2P_Pos (11U)
14575#define TIM8_OR2_BKCMP2P_Msk (0x1UL << TIM8_OR2_BKCMP2P_Pos)
14576#define TIM8_OR2_BKCMP2P TIM8_OR2_BKCMP2P_Msk
14578#define TIM8_OR2_ETRSEL_Pos (14U)
14579#define TIM8_OR2_ETRSEL_Msk (0x7UL << TIM8_OR2_ETRSEL_Pos)
14580#define TIM8_OR2_ETRSEL TIM8_OR2_ETRSEL_Msk
14581#define TIM8_OR2_ETRSEL_0 (0x1UL << TIM8_OR2_ETRSEL_Pos)
14582#define TIM8_OR2_ETRSEL_1 (0x2UL << TIM8_OR2_ETRSEL_Pos)
14583#define TIM8_OR2_ETRSEL_2 (0x4UL << TIM8_OR2_ETRSEL_Pos)
14585/******************* Bit definition for TIM8_OR3 register *******************/
14586#define TIM8_OR3_BK2INE_Pos (0U)
14587#define TIM8_OR3_BK2INE_Msk (0x1UL << TIM8_OR3_BK2INE_Pos)
14588#define TIM8_OR3_BK2INE TIM8_OR3_BK2INE_Msk
14589#define TIM8_OR3_BK2CMP1E_Pos (1U)
14590#define TIM8_OR3_BK2CMP1E_Msk (0x1UL << TIM8_OR3_BK2CMP1E_Pos)
14591#define TIM8_OR3_BK2CMP1E TIM8_OR3_BK2CMP1E_Msk
14592#define TIM8_OR3_BK2CMP2E_Pos (2U)
14593#define TIM8_OR3_BK2CMP2E_Msk (0x1UL << TIM8_OR3_BK2CMP2E_Pos)
14594#define TIM8_OR3_BK2CMP2E TIM8_OR3_BK2CMP2E_Msk
14595#define TIM8_OR3_BK2DF1BK3E_Pos (8U)
14596#define TIM8_OR3_BK2DF1BK3E_Msk (0x1UL << TIM8_OR3_BK2DF1BK3E_Pos)
14597#define TIM8_OR3_BK2DF1BK3E TIM8_OR3_BK2DF1BK3E_Msk
14598#define TIM8_OR3_BK2INP_Pos (9U)
14599#define TIM8_OR3_BK2INP_Msk (0x1UL << TIM8_OR3_BK2INP_Pos)
14600#define TIM8_OR3_BK2INP TIM8_OR3_BK2INP_Msk
14601#define TIM8_OR3_BK2CMP1P_Pos (10U)
14602#define TIM8_OR3_BK2CMP1P_Msk (0x1UL << TIM8_OR3_BK2CMP1P_Pos)
14603#define TIM8_OR3_BK2CMP1P TIM8_OR3_BK2CMP1P_Msk
14604#define TIM8_OR3_BK2CMP2P_Pos (11U)
14605#define TIM8_OR3_BK2CMP2P_Msk (0x1UL << TIM8_OR3_BK2CMP2P_Pos)
14606#define TIM8_OR3_BK2CMP2P TIM8_OR3_BK2CMP2P_Msk
14608/******************* Bit definition for TIM2_OR1 register *******************/
14609#define TIM2_OR1_ITR1_RMP_Pos (0U)
14610#define TIM2_OR1_ITR1_RMP_Msk (0x1UL << TIM2_OR1_ITR1_RMP_Pos)
14611#define TIM2_OR1_ITR1_RMP TIM2_OR1_ITR1_RMP_Msk
14612#define TIM2_OR1_ETR1_RMP_Pos (1U)
14613#define TIM2_OR1_ETR1_RMP_Msk (0x1UL << TIM2_OR1_ETR1_RMP_Pos)
14614#define TIM2_OR1_ETR1_RMP TIM2_OR1_ETR1_RMP_Msk
14616#define TIM2_OR1_TI4_RMP_Pos (2U)
14617#define TIM2_OR1_TI4_RMP_Msk (0x3UL << TIM2_OR1_TI4_RMP_Pos)
14618#define TIM2_OR1_TI4_RMP TIM2_OR1_TI4_RMP_Msk
14619#define TIM2_OR1_TI4_RMP_0 (0x1UL << TIM2_OR1_TI4_RMP_Pos)
14620#define TIM2_OR1_TI4_RMP_1 (0x2UL << TIM2_OR1_TI4_RMP_Pos)
14622/******************* Bit definition for TIM2_OR2 register *******************/
14623#define TIM2_OR2_ETRSEL_Pos (14U)
14624#define TIM2_OR2_ETRSEL_Msk (0x7UL << TIM2_OR2_ETRSEL_Pos)
14625#define TIM2_OR2_ETRSEL TIM2_OR2_ETRSEL_Msk
14626#define TIM2_OR2_ETRSEL_0 (0x1UL << TIM2_OR2_ETRSEL_Pos)
14627#define TIM2_OR2_ETRSEL_1 (0x2UL << TIM2_OR2_ETRSEL_Pos)
14628#define TIM2_OR2_ETRSEL_2 (0x4UL << TIM2_OR2_ETRSEL_Pos)
14630/******************* Bit definition for TIM3_OR1 register *******************/
14631#define TIM3_OR1_TI1_RMP_Pos (0U)
14632#define TIM3_OR1_TI1_RMP_Msk (0x3UL << TIM3_OR1_TI1_RMP_Pos)
14633#define TIM3_OR1_TI1_RMP TIM3_OR1_TI1_RMP_Msk
14634#define TIM3_OR1_TI1_RMP_0 (0x1UL << TIM3_OR1_TI1_RMP_Pos)
14635#define TIM3_OR1_TI1_RMP_1 (0x2UL << TIM3_OR1_TI1_RMP_Pos)
14637/******************* Bit definition for TIM3_OR2 register *******************/
14638#define TIM3_OR2_ETRSEL_Pos (14U)
14639#define TIM3_OR2_ETRSEL_Msk (0x7UL << TIM3_OR2_ETRSEL_Pos)
14640#define TIM3_OR2_ETRSEL TIM3_OR2_ETRSEL_Msk
14641#define TIM3_OR2_ETRSEL_0 (0x1UL << TIM3_OR2_ETRSEL_Pos)
14642#define TIM3_OR2_ETRSEL_1 (0x2UL << TIM3_OR2_ETRSEL_Pos)
14643#define TIM3_OR2_ETRSEL_2 (0x4UL << TIM3_OR2_ETRSEL_Pos)
14645/******************* Bit definition for TIM15_OR1 register ******************/
14646#define TIM15_OR1_TI1_RMP_Pos (0U)
14647#define TIM15_OR1_TI1_RMP_Msk (0x1UL << TIM15_OR1_TI1_RMP_Pos)
14648#define TIM15_OR1_TI1_RMP TIM15_OR1_TI1_RMP_Msk
14650#define TIM15_OR1_ENCODER_MODE_Pos (1U)
14651#define TIM15_OR1_ENCODER_MODE_Msk (0x3UL << TIM15_OR1_ENCODER_MODE_Pos)
14652#define TIM15_OR1_ENCODER_MODE TIM15_OR1_ENCODER_MODE_Msk
14653#define TIM15_OR1_ENCODER_MODE_0 (0x1UL << TIM15_OR1_ENCODER_MODE_Pos)
14654#define TIM15_OR1_ENCODER_MODE_1 (0x2UL << TIM15_OR1_ENCODER_MODE_Pos)
14656/******************* Bit definition for TIM15_OR2 register ******************/
14657#define TIM15_OR2_BKINE_Pos (0U)
14658#define TIM15_OR2_BKINE_Msk (0x1UL << TIM15_OR2_BKINE_Pos)
14659#define TIM15_OR2_BKINE TIM15_OR2_BKINE_Msk
14660#define TIM15_OR2_BKCMP1E_Pos (1U)
14661#define TIM15_OR2_BKCMP1E_Msk (0x1UL << TIM15_OR2_BKCMP1E_Pos)
14662#define TIM15_OR2_BKCMP1E TIM15_OR2_BKCMP1E_Msk
14663#define TIM15_OR2_BKCMP2E_Pos (2U)
14664#define TIM15_OR2_BKCMP2E_Msk (0x1UL << TIM15_OR2_BKCMP2E_Pos)
14665#define TIM15_OR2_BKCMP2E TIM15_OR2_BKCMP2E_Msk
14666#define TIM15_OR2_BKDF1BK0E_Pos (8U)
14667#define TIM15_OR2_BKDF1BK0E_Msk (0x1UL << TIM15_OR2_BKDF1BK0E_Pos)
14668#define TIM15_OR2_BKDF1BK0E TIM15_OR2_BKDF1BK0E_Msk
14669#define TIM15_OR2_BKINP_Pos (9U)
14670#define TIM15_OR2_BKINP_Msk (0x1UL << TIM15_OR2_BKINP_Pos)
14671#define TIM15_OR2_BKINP TIM15_OR2_BKINP_Msk
14672#define TIM15_OR2_BKCMP1P_Pos (10U)
14673#define TIM15_OR2_BKCMP1P_Msk (0x1UL << TIM15_OR2_BKCMP1P_Pos)
14674#define TIM15_OR2_BKCMP1P TIM15_OR2_BKCMP1P_Msk
14675#define TIM15_OR2_BKCMP2P_Pos (11U)
14676#define TIM15_OR2_BKCMP2P_Msk (0x1UL << TIM15_OR2_BKCMP2P_Pos)
14677#define TIM15_OR2_BKCMP2P TIM15_OR2_BKCMP2P_Msk
14679/******************* Bit definition for TIM16_OR1 register ******************/
14680#define TIM16_OR1_TI1_RMP_Pos (0U)
14681#define TIM16_OR1_TI1_RMP_Msk (0x3UL << TIM16_OR1_TI1_RMP_Pos)
14682#define TIM16_OR1_TI1_RMP TIM16_OR1_TI1_RMP_Msk
14683#define TIM16_OR1_TI1_RMP_0 (0x1UL << TIM16_OR1_TI1_RMP_Pos)
14684#define TIM16_OR1_TI1_RMP_1 (0x2UL << TIM16_OR1_TI1_RMP_Pos)
14686/******************* Bit definition for TIM16_OR2 register ******************/
14687#define TIM16_OR2_BKINE_Pos (0U)
14688#define TIM16_OR2_BKINE_Msk (0x1UL << TIM16_OR2_BKINE_Pos)
14689#define TIM16_OR2_BKINE TIM16_OR2_BKINE_Msk
14690#define TIM16_OR2_BKCMP1E_Pos (1U)
14691#define TIM16_OR2_BKCMP1E_Msk (0x1UL << TIM16_OR2_BKCMP1E_Pos)
14692#define TIM16_OR2_BKCMP1E TIM16_OR2_BKCMP1E_Msk
14693#define TIM16_OR2_BKCMP2E_Pos (2U)
14694#define TIM16_OR2_BKCMP2E_Msk (0x1UL << TIM16_OR2_BKCMP2E_Pos)
14695#define TIM16_OR2_BKCMP2E TIM16_OR2_BKCMP2E_Msk
14696#define TIM16_OR2_BKDF1BK1E_Pos (8U)
14697#define TIM16_OR2_BKDF1BK1E_Msk (0x1UL << TIM16_OR2_BKDF1BK1E_Pos)
14698#define TIM16_OR2_BKDF1BK1E TIM16_OR2_BKDF1BK1E_Msk
14699#define TIM16_OR2_BKINP_Pos (9U)
14700#define TIM16_OR2_BKINP_Msk (0x1UL << TIM16_OR2_BKINP_Pos)
14701#define TIM16_OR2_BKINP TIM16_OR2_BKINP_Msk
14702#define TIM16_OR2_BKCMP1P_Pos (10U)
14703#define TIM16_OR2_BKCMP1P_Msk (0x1UL << TIM16_OR2_BKCMP1P_Pos)
14704#define TIM16_OR2_BKCMP1P TIM16_OR2_BKCMP1P_Msk
14705#define TIM16_OR2_BKCMP2P_Pos (11U)
14706#define TIM16_OR2_BKCMP2P_Msk (0x1UL << TIM16_OR2_BKCMP2P_Pos)
14707#define TIM16_OR2_BKCMP2P TIM16_OR2_BKCMP2P_Msk
14709/******************* Bit definition for TIM17_OR1 register ******************/
14710#define TIM17_OR1_TI1_RMP_Pos (0U)
14711#define TIM17_OR1_TI1_RMP_Msk (0x3UL << TIM17_OR1_TI1_RMP_Pos)
14712#define TIM17_OR1_TI1_RMP TIM17_OR1_TI1_RMP_Msk
14713#define TIM17_OR1_TI1_RMP_0 (0x1UL << TIM17_OR1_TI1_RMP_Pos)
14714#define TIM17_OR1_TI1_RMP_1 (0x2UL << TIM17_OR1_TI1_RMP_Pos)
14716/******************* Bit definition for TIM17_OR2 register ******************/
14717#define TIM17_OR2_BKINE_Pos (0U)
14718#define TIM17_OR2_BKINE_Msk (0x1UL << TIM17_OR2_BKINE_Pos)
14719#define TIM17_OR2_BKINE TIM17_OR2_BKINE_Msk
14720#define TIM17_OR2_BKCMP1E_Pos (1U)
14721#define TIM17_OR2_BKCMP1E_Msk (0x1UL << TIM17_OR2_BKCMP1E_Pos)
14722#define TIM17_OR2_BKCMP1E TIM17_OR2_BKCMP1E_Msk
14723#define TIM17_OR2_BKCMP2E_Pos (2U)
14724#define TIM17_OR2_BKCMP2E_Msk (0x1UL << TIM17_OR2_BKCMP2E_Pos)
14725#define TIM17_OR2_BKCMP2E TIM17_OR2_BKCMP2E_Msk
14726#define TIM17_OR2_BKDF1BK2E_Pos (8U)
14727#define TIM17_OR2_BKDF1BK2E_Msk (0x1UL << TIM17_OR2_BKDF1BK2E_Pos)
14728#define TIM17_OR2_BKDF1BK2E TIM17_OR2_BKDF1BK2E_Msk
14729#define TIM17_OR2_BKINP_Pos (9U)
14730#define TIM17_OR2_BKINP_Msk (0x1UL << TIM17_OR2_BKINP_Pos)
14731#define TIM17_OR2_BKINP TIM17_OR2_BKINP_Msk
14732#define TIM17_OR2_BKCMP1P_Pos (10U)
14733#define TIM17_OR2_BKCMP1P_Msk (0x1UL << TIM17_OR2_BKCMP1P_Pos)
14734#define TIM17_OR2_BKCMP1P TIM17_OR2_BKCMP1P_Msk
14735#define TIM17_OR2_BKCMP2P_Pos (11U)
14736#define TIM17_OR2_BKCMP2P_Msk (0x1UL << TIM17_OR2_BKCMP2P_Pos)
14737#define TIM17_OR2_BKCMP2P TIM17_OR2_BKCMP2P_Msk
14739/******************************************************************************/
14740/* */
14741/* Low Power Timer (LPTIM) */
14742/* */
14743/******************************************************************************/
14744/****************** Bit definition for LPTIM_ISR register *******************/
14745#define LPTIM_ISR_CMPM_Pos (0U)
14746#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)
14747#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk
14748#define LPTIM_ISR_ARRM_Pos (1U)
14749#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)
14750#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk
14751#define LPTIM_ISR_EXTTRIG_Pos (2U)
14752#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
14753#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk
14754#define LPTIM_ISR_CMPOK_Pos (3U)
14755#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)
14756#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk
14757#define LPTIM_ISR_ARROK_Pos (4U)
14758#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)
14759#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk
14760#define LPTIM_ISR_UP_Pos (5U)
14761#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)
14762#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk
14763#define LPTIM_ISR_DOWN_Pos (6U)
14764#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)
14765#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk
14767/****************** Bit definition for LPTIM_ICR register *******************/
14768#define LPTIM_ICR_CMPMCF_Pos (0U)
14769#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)
14770#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk
14771#define LPTIM_ICR_ARRMCF_Pos (1U)
14772#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)
14773#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk
14774#define LPTIM_ICR_EXTTRIGCF_Pos (2U)
14775#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
14776#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk
14777#define LPTIM_ICR_CMPOKCF_Pos (3U)
14778#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
14779#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk
14780#define LPTIM_ICR_ARROKCF_Pos (4U)
14781#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)
14782#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk
14783#define LPTIM_ICR_UPCF_Pos (5U)
14784#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)
14785#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk
14786#define LPTIM_ICR_DOWNCF_Pos (6U)
14787#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)
14788#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk
14790/****************** Bit definition for LPTIM_IER register ********************/
14791#define LPTIM_IER_CMPMIE_Pos (0U)
14792#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)
14793#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk
14794#define LPTIM_IER_ARRMIE_Pos (1U)
14795#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)
14796#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk
14797#define LPTIM_IER_EXTTRIGIE_Pos (2U)
14798#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
14799#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk
14800#define LPTIM_IER_CMPOKIE_Pos (3U)
14801#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)
14802#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk
14803#define LPTIM_IER_ARROKIE_Pos (4U)
14804#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)
14805#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk
14806#define LPTIM_IER_UPIE_Pos (5U)
14807#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)
14808#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk
14809#define LPTIM_IER_DOWNIE_Pos (6U)
14810#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)
14811#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk
14813/****************** Bit definition for LPTIM_CFGR register *******************/
14814#define LPTIM_CFGR_CKSEL_Pos (0U)
14815#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)
14816#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk
14818#define LPTIM_CFGR_CKPOL_Pos (1U)
14819#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)
14820#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk
14821#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)
14822#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)
14824#define LPTIM_CFGR_CKFLT_Pos (3U)
14825#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)
14826#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk
14827#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)
14828#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)
14830#define LPTIM_CFGR_TRGFLT_Pos (6U)
14831#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
14832#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk
14833#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
14834#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
14836#define LPTIM_CFGR_PRESC_Pos (9U)
14837#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)
14838#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk
14839#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)
14840#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)
14841#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)
14843#define LPTIM_CFGR_TRIGSEL_Pos (13U)
14844#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
14845#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk
14846#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
14847#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
14848#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
14850#define LPTIM_CFGR_TRIGEN_Pos (17U)
14851#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
14852#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk
14853#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
14854#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
14856#define LPTIM_CFGR_TIMOUT_Pos (19U)
14857#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
14858#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk
14859#define LPTIM_CFGR_WAVE_Pos (20U)
14860#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)
14861#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk
14862#define LPTIM_CFGR_WAVPOL_Pos (21U)
14863#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
14864#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk
14865#define LPTIM_CFGR_PRELOAD_Pos (22U)
14866#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
14867#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk
14868#define LPTIM_CFGR_COUNTMODE_Pos (23U)
14869#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
14870#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk
14871#define LPTIM_CFGR_ENC_Pos (24U)
14872#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)
14873#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk
14875/****************** Bit definition for LPTIM_CR register ********************/
14876#define LPTIM_CR_ENABLE_Pos (0U)
14877#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)
14878#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk
14879#define LPTIM_CR_SNGSTRT_Pos (1U)
14880#define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)
14881#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk
14882#define LPTIM_CR_CNTSTRT_Pos (2U)
14883#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)
14884#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk
14886/****************** Bit definition for LPTIM_CMP register *******************/
14887#define LPTIM_CMP_CMP_Pos (0U)
14888#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)
14889#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk
14891/****************** Bit definition for LPTIM_ARR register *******************/
14892#define LPTIM_ARR_ARR_Pos (0U)
14893#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)
14894#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk
14896/****************** Bit definition for LPTIM_CNT register *******************/
14897#define LPTIM_CNT_CNT_Pos (0U)
14898#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)
14899#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk
14901/****************** Bit definition for LPTIM_OR register ********************/
14902#define LPTIM_OR_OR_Pos (0U)
14903#define LPTIM_OR_OR_Msk (0x3UL << LPTIM_OR_OR_Pos)
14904#define LPTIM_OR_OR LPTIM_OR_OR_Msk
14905#define LPTIM_OR_OR_0 (0x1UL << LPTIM_OR_OR_Pos)
14906#define LPTIM_OR_OR_1 (0x2UL << LPTIM_OR_OR_Pos)
14908/******************************************************************************/
14909/* */
14910/* Analog Comparators (COMP) */
14911/* */
14912/******************************************************************************/
14913/********************** Bit definition for COMP_CSR register ****************/
14914#define COMP_CSR_EN_Pos (0U)
14915#define COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos)
14916#define COMP_CSR_EN COMP_CSR_EN_Msk
14918#define COMP_CSR_PWRMODE_Pos (2U)
14919#define COMP_CSR_PWRMODE_Msk (0x3UL << COMP_CSR_PWRMODE_Pos)
14920#define COMP_CSR_PWRMODE COMP_CSR_PWRMODE_Msk
14921#define COMP_CSR_PWRMODE_0 (0x1UL << COMP_CSR_PWRMODE_Pos)
14922#define COMP_CSR_PWRMODE_1 (0x2UL << COMP_CSR_PWRMODE_Pos)
14924#define COMP_CSR_INMSEL_Pos (4U)
14925#define COMP_CSR_INMSEL_Msk (0x7UL << COMP_CSR_INMSEL_Pos)
14926#define COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk
14927#define COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos)
14928#define COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos)
14929#define COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos)
14931#define COMP_CSR_INPSEL_Pos (7U)
14932#define COMP_CSR_INPSEL_Msk (0x1UL << COMP_CSR_INPSEL_Pos)
14933#define COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk
14934#define COMP_CSR_INPSEL_0 (0x1UL << COMP_CSR_INPSEL_Pos)
14936#define COMP_CSR_WINMODE_Pos (9U)
14937#define COMP_CSR_WINMODE_Msk (0x1UL << COMP_CSR_WINMODE_Pos)
14938#define COMP_CSR_WINMODE COMP_CSR_WINMODE_Msk
14940#define COMP_CSR_POLARITY_Pos (15U)
14941#define COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos)
14942#define COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk
14944#define COMP_CSR_HYST_Pos (16U)
14945#define COMP_CSR_HYST_Msk (0x3UL << COMP_CSR_HYST_Pos)
14946#define COMP_CSR_HYST COMP_CSR_HYST_Msk
14947#define COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos)
14948#define COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos)
14950#define COMP_CSR_BLANKING_Pos (18U)
14951#define COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos)
14952#define COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk
14953#define COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos)
14954#define COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos)
14955#define COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos)
14957#define COMP_CSR_BRGEN_Pos (22U)
14958#define COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos)
14959#define COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk
14960#define COMP_CSR_SCALEN_Pos (23U)
14961#define COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos)
14962#define COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk
14964#define COMP_CSR_VALUE_Pos (30U)
14965#define COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos)
14966#define COMP_CSR_VALUE COMP_CSR_VALUE_Msk
14968#define COMP_CSR_LOCK_Pos (31U)
14969#define COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos)
14970#define COMP_CSR_LOCK COMP_CSR_LOCK_Msk
14972/******************************************************************************/
14973/* */
14974/* Operational Amplifier (OPAMP) */
14975/* */
14976/******************************************************************************/
14977/********************* Bit definition for OPAMPx_CSR register ***************/
14978#define OPAMP_CSR_OPAMPxEN_Pos (0U)
14979#define OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos)
14980#define OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk
14981#define OPAMP_CSR_OPALPM_Pos (1U)
14982#define OPAMP_CSR_OPALPM_Msk (0x1UL << OPAMP_CSR_OPALPM_Pos)
14983#define OPAMP_CSR_OPALPM OPAMP_CSR_OPALPM_Msk
14985#define OPAMP_CSR_OPAMODE_Pos (2U)
14986#define OPAMP_CSR_OPAMODE_Msk (0x3UL << OPAMP_CSR_OPAMODE_Pos)
14987#define OPAMP_CSR_OPAMODE OPAMP_CSR_OPAMODE_Msk
14988#define OPAMP_CSR_OPAMODE_0 (0x1UL << OPAMP_CSR_OPAMODE_Pos)
14989#define OPAMP_CSR_OPAMODE_1 (0x2UL << OPAMP_CSR_OPAMODE_Pos)
14991#define OPAMP_CSR_PGGAIN_Pos (4U)
14992#define OPAMP_CSR_PGGAIN_Msk (0x3UL << OPAMP_CSR_PGGAIN_Pos)
14993#define OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk
14994#define OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos)
14995#define OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos)
14997#define OPAMP_CSR_VMSEL_Pos (8U)
14998#define OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos)
14999#define OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk
15000#define OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos)
15001#define OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos)
15003#define OPAMP_CSR_VPSEL_Pos (10U)
15004#define OPAMP_CSR_VPSEL_Msk (0x1UL << OPAMP_CSR_VPSEL_Pos)
15005#define OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk
15006#define OPAMP_CSR_CALON_Pos (12U)
15007#define OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos)
15008#define OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk
15009#define OPAMP_CSR_CALSEL_Pos (13U)
15010#define OPAMP_CSR_CALSEL_Msk (0x1UL << OPAMP_CSR_CALSEL_Pos)
15011#define OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk
15012#define OPAMP_CSR_USERTRIM_Pos (14U)
15013#define OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos)
15014#define OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk
15015#define OPAMP_CSR_CALOUT_Pos (15U)
15016#define OPAMP_CSR_CALOUT_Msk (0x1UL << OPAMP_CSR_CALOUT_Pos)
15017#define OPAMP_CSR_CALOUT OPAMP_CSR_CALOUT_Msk
15019/********************* Bit definition for OPAMP1_CSR register ***************/
15020#define OPAMP1_CSR_OPAEN_Pos (0U)
15021#define OPAMP1_CSR_OPAEN_Msk (0x1UL << OPAMP1_CSR_OPAEN_Pos)
15022#define OPAMP1_CSR_OPAEN OPAMP1_CSR_OPAEN_Msk
15023#define OPAMP1_CSR_OPALPM_Pos (1U)
15024#define OPAMP1_CSR_OPALPM_Msk (0x1UL << OPAMP1_CSR_OPALPM_Pos)
15025#define OPAMP1_CSR_OPALPM OPAMP1_CSR_OPALPM_Msk
15027#define OPAMP1_CSR_OPAMODE_Pos (2U)
15028#define OPAMP1_CSR_OPAMODE_Msk (0x3UL << OPAMP1_CSR_OPAMODE_Pos)
15029#define OPAMP1_CSR_OPAMODE OPAMP1_CSR_OPAMODE_Msk
15030#define OPAMP1_CSR_OPAMODE_0 (0x1UL << OPAMP1_CSR_OPAMODE_Pos)
15031#define OPAMP1_CSR_OPAMODE_1 (0x2UL << OPAMP1_CSR_OPAMODE_Pos)
15033#define OPAMP1_CSR_PGAGAIN_Pos (4U)
15034#define OPAMP1_CSR_PGAGAIN_Msk (0x3UL << OPAMP1_CSR_PGAGAIN_Pos)
15035#define OPAMP1_CSR_PGAGAIN OPAMP1_CSR_PGAGAIN_Msk
15036#define OPAMP1_CSR_PGAGAIN_0 (0x1UL << OPAMP1_CSR_PGAGAIN_Pos)
15037#define OPAMP1_CSR_PGAGAIN_1 (0x2UL << OPAMP1_CSR_PGAGAIN_Pos)
15039#define OPAMP1_CSR_VMSEL_Pos (8U)
15040#define OPAMP1_CSR_VMSEL_Msk (0x3UL << OPAMP1_CSR_VMSEL_Pos)
15041#define OPAMP1_CSR_VMSEL OPAMP1_CSR_VMSEL_Msk
15042#define OPAMP1_CSR_VMSEL_0 (0x1UL << OPAMP1_CSR_VMSEL_Pos)
15043#define OPAMP1_CSR_VMSEL_1 (0x2UL << OPAMP1_CSR_VMSEL_Pos)
15045#define OPAMP1_CSR_VPSEL_Pos (10U)
15046#define OPAMP1_CSR_VPSEL_Msk (0x1UL << OPAMP1_CSR_VPSEL_Pos)
15047#define OPAMP1_CSR_VPSEL OPAMP1_CSR_VPSEL_Msk
15048#define OPAMP1_CSR_CALON_Pos (12U)
15049#define OPAMP1_CSR_CALON_Msk (0x1UL << OPAMP1_CSR_CALON_Pos)
15050#define OPAMP1_CSR_CALON OPAMP1_CSR_CALON_Msk
15051#define OPAMP1_CSR_CALSEL_Pos (13U)
15052#define OPAMP1_CSR_CALSEL_Msk (0x1UL << OPAMP1_CSR_CALSEL_Pos)
15053#define OPAMP1_CSR_CALSEL OPAMP1_CSR_CALSEL_Msk
15054#define OPAMP1_CSR_USERTRIM_Pos (14U)
15055#define OPAMP1_CSR_USERTRIM_Msk (0x1UL << OPAMP1_CSR_USERTRIM_Pos)
15056#define OPAMP1_CSR_USERTRIM OPAMP1_CSR_USERTRIM_Msk
15057#define OPAMP1_CSR_CALOUT_Pos (15U)
15058#define OPAMP1_CSR_CALOUT_Msk (0x1UL << OPAMP1_CSR_CALOUT_Pos)
15059#define OPAMP1_CSR_CALOUT OPAMP1_CSR_CALOUT_Msk
15061#define OPAMP1_CSR_OPARANGE_Pos (31U)
15062#define OPAMP1_CSR_OPARANGE_Msk (0x1UL << OPAMP1_CSR_OPARANGE_Pos)
15063#define OPAMP1_CSR_OPARANGE OPAMP1_CSR_OPARANGE_Msk
15065/********************* Bit definition for OPAMP2_CSR register ***************/
15066#define OPAMP2_CSR_OPAEN_Pos (0U)
15067#define OPAMP2_CSR_OPAEN_Msk (0x1UL << OPAMP2_CSR_OPAEN_Pos)
15068#define OPAMP2_CSR_OPAEN OPAMP2_CSR_OPAEN_Msk
15069#define OPAMP2_CSR_OPALPM_Pos (1U)
15070#define OPAMP2_CSR_OPALPM_Msk (0x1UL << OPAMP2_CSR_OPALPM_Pos)
15071#define OPAMP2_CSR_OPALPM OPAMP2_CSR_OPALPM_Msk
15073#define OPAMP2_CSR_OPAMODE_Pos (2U)
15074#define OPAMP2_CSR_OPAMODE_Msk (0x3UL << OPAMP2_CSR_OPAMODE_Pos)
15075#define OPAMP2_CSR_OPAMODE OPAMP2_CSR_OPAMODE_Msk
15076#define OPAMP2_CSR_OPAMODE_0 (0x1UL << OPAMP2_CSR_OPAMODE_Pos)
15077#define OPAMP2_CSR_OPAMODE_1 (0x2UL << OPAMP2_CSR_OPAMODE_Pos)
15079#define OPAMP2_CSR_PGAGAIN_Pos (4U)
15080#define OPAMP2_CSR_PGAGAIN_Msk (0x3UL << OPAMP2_CSR_PGAGAIN_Pos)
15081#define OPAMP2_CSR_PGAGAIN OPAMP2_CSR_PGAGAIN_Msk
15082#define OPAMP2_CSR_PGAGAIN_0 (0x1UL << OPAMP2_CSR_PGAGAIN_Pos)
15083#define OPAMP2_CSR_PGAGAIN_1 (0x2UL << OPAMP2_CSR_PGAGAIN_Pos)
15085#define OPAMP2_CSR_VMSEL_Pos (8U)
15086#define OPAMP2_CSR_VMSEL_Msk (0x3UL << OPAMP2_CSR_VMSEL_Pos)
15087#define OPAMP2_CSR_VMSEL OPAMP2_CSR_VMSEL_Msk
15088#define OPAMP2_CSR_VMSEL_0 (0x1UL << OPAMP2_CSR_VMSEL_Pos)
15089#define OPAMP2_CSR_VMSEL_1 (0x2UL << OPAMP2_CSR_VMSEL_Pos)
15091#define OPAMP2_CSR_VPSEL_Pos (10U)
15092#define OPAMP2_CSR_VPSEL_Msk (0x1UL << OPAMP2_CSR_VPSEL_Pos)
15093#define OPAMP2_CSR_VPSEL OPAMP2_CSR_VPSEL_Msk
15094#define OPAMP2_CSR_CALON_Pos (12U)
15095#define OPAMP2_CSR_CALON_Msk (0x1UL << OPAMP2_CSR_CALON_Pos)
15096#define OPAMP2_CSR_CALON OPAMP2_CSR_CALON_Msk
15097#define OPAMP2_CSR_CALSEL_Pos (13U)
15098#define OPAMP2_CSR_CALSEL_Msk (0x1UL << OPAMP2_CSR_CALSEL_Pos)
15099#define OPAMP2_CSR_CALSEL OPAMP2_CSR_CALSEL_Msk
15100#define OPAMP2_CSR_USERTRIM_Pos (14U)
15101#define OPAMP2_CSR_USERTRIM_Msk (0x1UL << OPAMP2_CSR_USERTRIM_Pos)
15102#define OPAMP2_CSR_USERTRIM OPAMP2_CSR_USERTRIM_Msk
15103#define OPAMP2_CSR_CALOUT_Pos (15U)
15104#define OPAMP2_CSR_CALOUT_Msk (0x1UL << OPAMP2_CSR_CALOUT_Pos)
15105#define OPAMP2_CSR_CALOUT OPAMP2_CSR_CALOUT_Msk
15107/******************* Bit definition for OPAMP_OTR register ******************/
15108#define OPAMP_OTR_TRIMOFFSETN_Pos (0U)
15109#define OPAMP_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETN_Pos)
15110#define OPAMP_OTR_TRIMOFFSETN OPAMP_OTR_TRIMOFFSETN_Msk
15111#define OPAMP_OTR_TRIMOFFSETP_Pos (8U)
15112#define OPAMP_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETP_Pos)
15113#define OPAMP_OTR_TRIMOFFSETP OPAMP_OTR_TRIMOFFSETP_Msk
15115/******************* Bit definition for OPAMP1_OTR register ******************/
15116#define OPAMP1_OTR_TRIMOFFSETN_Pos (0U)
15117#define OPAMP1_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETN_Pos)
15118#define OPAMP1_OTR_TRIMOFFSETN OPAMP1_OTR_TRIMOFFSETN_Msk
15119#define OPAMP1_OTR_TRIMOFFSETP_Pos (8U)
15120#define OPAMP1_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETP_Pos)
15121#define OPAMP1_OTR_TRIMOFFSETP OPAMP1_OTR_TRIMOFFSETP_Msk
15123/******************* Bit definition for OPAMP2_OTR register ******************/
15124#define OPAMP2_OTR_TRIMOFFSETN_Pos (0U)
15125#define OPAMP2_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETN_Pos)
15126#define OPAMP2_OTR_TRIMOFFSETN OPAMP2_OTR_TRIMOFFSETN_Msk
15127#define OPAMP2_OTR_TRIMOFFSETP_Pos (8U)
15128#define OPAMP2_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETP_Pos)
15129#define OPAMP2_OTR_TRIMOFFSETP OPAMP2_OTR_TRIMOFFSETP_Msk
15131/******************* Bit definition for OPAMP_LPOTR register ****************/
15132#define OPAMP_LPOTR_TRIMLPOFFSETN_Pos (0U)
15133#define OPAMP_LPOTR_TRIMLPOFFSETN_Msk (0x1FUL << OPAMP_LPOTR_TRIMLPOFFSETN_Pos)
15134#define OPAMP_LPOTR_TRIMLPOFFSETN OPAMP_LPOTR_TRIMLPOFFSETN_Msk
15135#define OPAMP_LPOTR_TRIMLPOFFSETP_Pos (8U)
15136#define OPAMP_LPOTR_TRIMLPOFFSETP_Msk (0x1FUL << OPAMP_LPOTR_TRIMLPOFFSETP_Pos)
15137#define OPAMP_LPOTR_TRIMLPOFFSETP OPAMP_LPOTR_TRIMLPOFFSETP_Msk
15139/******************* Bit definition for OPAMP1_LPOTR register ****************/
15140#define OPAMP1_LPOTR_TRIMLPOFFSETN_Pos (0U)
15141#define OPAMP1_LPOTR_TRIMLPOFFSETN_Msk (0x1FUL << OPAMP1_LPOTR_TRIMLPOFFSETN_Pos)
15142#define OPAMP1_LPOTR_TRIMLPOFFSETN OPAMP1_LPOTR_TRIMLPOFFSETN_Msk
15143#define OPAMP1_LPOTR_TRIMLPOFFSETP_Pos (8U)
15144#define OPAMP1_LPOTR_TRIMLPOFFSETP_Msk (0x1FUL << OPAMP1_LPOTR_TRIMLPOFFSETP_Pos)
15145#define OPAMP1_LPOTR_TRIMLPOFFSETP OPAMP1_LPOTR_TRIMLPOFFSETP_Msk
15147/******************* Bit definition for OPAMP2_LPOTR register ****************/
15148#define OPAMP2_LPOTR_TRIMLPOFFSETN_Pos (0U)
15149#define OPAMP2_LPOTR_TRIMLPOFFSETN_Msk (0x1FUL << OPAMP2_LPOTR_TRIMLPOFFSETN_Pos)
15150#define OPAMP2_LPOTR_TRIMLPOFFSETN OPAMP2_LPOTR_TRIMLPOFFSETN_Msk
15151#define OPAMP2_LPOTR_TRIMLPOFFSETP_Pos (8U)
15152#define OPAMP2_LPOTR_TRIMLPOFFSETP_Msk (0x1FUL << OPAMP2_LPOTR_TRIMLPOFFSETP_Pos)
15153#define OPAMP2_LPOTR_TRIMLPOFFSETP OPAMP2_LPOTR_TRIMLPOFFSETP_Msk
15155/******************************************************************************/
15156/* */
15157/* Touch Sensing Controller (TSC) */
15158/* */
15159/******************************************************************************/
15160/******************* Bit definition for TSC_CR register *********************/
15161#define TSC_CR_TSCE_Pos (0U)
15162#define TSC_CR_TSCE_Msk (0x1UL << TSC_CR_TSCE_Pos)
15163#define TSC_CR_TSCE TSC_CR_TSCE_Msk
15164#define TSC_CR_START_Pos (1U)
15165#define TSC_CR_START_Msk (0x1UL << TSC_CR_START_Pos)
15166#define TSC_CR_START TSC_CR_START_Msk
15167#define TSC_CR_AM_Pos (2U)
15168#define TSC_CR_AM_Msk (0x1UL << TSC_CR_AM_Pos)
15169#define TSC_CR_AM TSC_CR_AM_Msk
15170#define TSC_CR_SYNCPOL_Pos (3U)
15171#define TSC_CR_SYNCPOL_Msk (0x1UL << TSC_CR_SYNCPOL_Pos)
15172#define TSC_CR_SYNCPOL TSC_CR_SYNCPOL_Msk
15173#define TSC_CR_IODEF_Pos (4U)
15174#define TSC_CR_IODEF_Msk (0x1UL << TSC_CR_IODEF_Pos)
15175#define TSC_CR_IODEF TSC_CR_IODEF_Msk
15177#define TSC_CR_MCV_Pos (5U)
15178#define TSC_CR_MCV_Msk (0x7UL << TSC_CR_MCV_Pos)
15179#define TSC_CR_MCV TSC_CR_MCV_Msk
15180#define TSC_CR_MCV_0 (0x1UL << TSC_CR_MCV_Pos)
15181#define TSC_CR_MCV_1 (0x2UL << TSC_CR_MCV_Pos)
15182#define TSC_CR_MCV_2 (0x4UL << TSC_CR_MCV_Pos)
15184#define TSC_CR_PGPSC_Pos (12U)
15185#define TSC_CR_PGPSC_Msk (0x7UL << TSC_CR_PGPSC_Pos)
15186#define TSC_CR_PGPSC TSC_CR_PGPSC_Msk
15187#define TSC_CR_PGPSC_0 (0x1UL << TSC_CR_PGPSC_Pos)
15188#define TSC_CR_PGPSC_1 (0x2UL << TSC_CR_PGPSC_Pos)
15189#define TSC_CR_PGPSC_2 (0x4UL << TSC_CR_PGPSC_Pos)
15191#define TSC_CR_SSPSC_Pos (15U)
15192#define TSC_CR_SSPSC_Msk (0x1UL << TSC_CR_SSPSC_Pos)
15193#define TSC_CR_SSPSC TSC_CR_SSPSC_Msk
15194#define TSC_CR_SSE_Pos (16U)
15195#define TSC_CR_SSE_Msk (0x1UL << TSC_CR_SSE_Pos)
15196#define TSC_CR_SSE TSC_CR_SSE_Msk
15198#define TSC_CR_SSD_Pos (17U)
15199#define TSC_CR_SSD_Msk (0x7FUL << TSC_CR_SSD_Pos)
15200#define TSC_CR_SSD TSC_CR_SSD_Msk
15201#define TSC_CR_SSD_0 (0x01UL << TSC_CR_SSD_Pos)
15202#define TSC_CR_SSD_1 (0x02UL << TSC_CR_SSD_Pos)
15203#define TSC_CR_SSD_2 (0x04UL << TSC_CR_SSD_Pos)
15204#define TSC_CR_SSD_3 (0x08UL << TSC_CR_SSD_Pos)
15205#define TSC_CR_SSD_4 (0x10UL << TSC_CR_SSD_Pos)
15206#define TSC_CR_SSD_5 (0x20UL << TSC_CR_SSD_Pos)
15207#define TSC_CR_SSD_6 (0x40UL << TSC_CR_SSD_Pos)
15209#define TSC_CR_CTPL_Pos (24U)
15210#define TSC_CR_CTPL_Msk (0xFUL << TSC_CR_CTPL_Pos)
15211#define TSC_CR_CTPL TSC_CR_CTPL_Msk
15212#define TSC_CR_CTPL_0 (0x1UL << TSC_CR_CTPL_Pos)
15213#define TSC_CR_CTPL_1 (0x2UL << TSC_CR_CTPL_Pos)
15214#define TSC_CR_CTPL_2 (0x4UL << TSC_CR_CTPL_Pos)
15215#define TSC_CR_CTPL_3 (0x8UL << TSC_CR_CTPL_Pos)
15217#define TSC_CR_CTPH_Pos (28U)
15218#define TSC_CR_CTPH_Msk (0xFUL << TSC_CR_CTPH_Pos)
15219#define TSC_CR_CTPH TSC_CR_CTPH_Msk
15220#define TSC_CR_CTPH_0 (0x1UL << TSC_CR_CTPH_Pos)
15221#define TSC_CR_CTPH_1 (0x2UL << TSC_CR_CTPH_Pos)
15222#define TSC_CR_CTPH_2 (0x4UL << TSC_CR_CTPH_Pos)
15223#define TSC_CR_CTPH_3 (0x8UL << TSC_CR_CTPH_Pos)
15225/******************* Bit definition for TSC_IER register ********************/
15226#define TSC_IER_EOAIE_Pos (0U)
15227#define TSC_IER_EOAIE_Msk (0x1UL << TSC_IER_EOAIE_Pos)
15228#define TSC_IER_EOAIE TSC_IER_EOAIE_Msk
15229#define TSC_IER_MCEIE_Pos (1U)
15230#define TSC_IER_MCEIE_Msk (0x1UL << TSC_IER_MCEIE_Pos)
15231#define TSC_IER_MCEIE TSC_IER_MCEIE_Msk
15233/******************* Bit definition for TSC_ICR register ********************/
15234#define TSC_ICR_EOAIC_Pos (0U)
15235#define TSC_ICR_EOAIC_Msk (0x1UL << TSC_ICR_EOAIC_Pos)
15236#define TSC_ICR_EOAIC TSC_ICR_EOAIC_Msk
15237#define TSC_ICR_MCEIC_Pos (1U)
15238#define TSC_ICR_MCEIC_Msk (0x1UL << TSC_ICR_MCEIC_Pos)
15239#define TSC_ICR_MCEIC TSC_ICR_MCEIC_Msk
15241/******************* Bit definition for TSC_ISR register ********************/
15242#define TSC_ISR_EOAF_Pos (0U)
15243#define TSC_ISR_EOAF_Msk (0x1UL << TSC_ISR_EOAF_Pos)
15244#define TSC_ISR_EOAF TSC_ISR_EOAF_Msk
15245#define TSC_ISR_MCEF_Pos (1U)
15246#define TSC_ISR_MCEF_Msk (0x1UL << TSC_ISR_MCEF_Pos)
15247#define TSC_ISR_MCEF TSC_ISR_MCEF_Msk
15249/******************* Bit definition for TSC_IOHCR register ******************/
15250#define TSC_IOHCR_G1_IO1_Pos (0U)
15251#define TSC_IOHCR_G1_IO1_Msk (0x1UL << TSC_IOHCR_G1_IO1_Pos)
15252#define TSC_IOHCR_G1_IO1 TSC_IOHCR_G1_IO1_Msk
15253#define TSC_IOHCR_G1_IO2_Pos (1U)
15254#define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos)
15255#define TSC_IOHCR_G1_IO2 TSC_IOHCR_G1_IO2_Msk
15256#define TSC_IOHCR_G1_IO3_Pos (2U)
15257#define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos)
15258#define TSC_IOHCR_G1_IO3 TSC_IOHCR_G1_IO3_Msk
15259#define TSC_IOHCR_G1_IO4_Pos (3U)
15260#define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos)
15261#define TSC_IOHCR_G1_IO4 TSC_IOHCR_G1_IO4_Msk
15262#define TSC_IOHCR_G2_IO1_Pos (4U)
15263#define TSC_IOHCR_G2_IO1_Msk (0x1UL << TSC_IOHCR_G2_IO1_Pos)
15264#define TSC_IOHCR_G2_IO1 TSC_IOHCR_G2_IO1_Msk
15265#define TSC_IOHCR_G2_IO2_Pos (5U)
15266#define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos)
15267#define TSC_IOHCR_G2_IO2 TSC_IOHCR_G2_IO2_Msk
15268#define TSC_IOHCR_G2_IO3_Pos (6U)
15269#define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos)
15270#define TSC_IOHCR_G2_IO3 TSC_IOHCR_G2_IO3_Msk
15271#define TSC_IOHCR_G2_IO4_Pos (7U)
15272#define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos)
15273#define TSC_IOHCR_G2_IO4 TSC_IOHCR_G2_IO4_Msk
15274#define TSC_IOHCR_G3_IO1_Pos (8U)
15275#define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos)
15276#define TSC_IOHCR_G3_IO1 TSC_IOHCR_G3_IO1_Msk
15277#define TSC_IOHCR_G3_IO2_Pos (9U)
15278#define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos)
15279#define TSC_IOHCR_G3_IO2 TSC_IOHCR_G3_IO2_Msk
15280#define TSC_IOHCR_G3_IO3_Pos (10U)
15281#define TSC_IOHCR_G3_IO3_Msk (0x1UL << TSC_IOHCR_G3_IO3_Pos)
15282#define TSC_IOHCR_G3_IO3 TSC_IOHCR_G3_IO3_Msk
15283#define TSC_IOHCR_G3_IO4_Pos (11U)
15284#define TSC_IOHCR_G3_IO4_Msk (0x1UL << TSC_IOHCR_G3_IO4_Pos)
15285#define TSC_IOHCR_G3_IO4 TSC_IOHCR_G3_IO4_Msk
15286#define TSC_IOHCR_G4_IO1_Pos (12U)
15287#define TSC_IOHCR_G4_IO1_Msk (0x1UL << TSC_IOHCR_G4_IO1_Pos)
15288#define TSC_IOHCR_G4_IO1 TSC_IOHCR_G4_IO1_Msk
15289#define TSC_IOHCR_G4_IO2_Pos (13U)
15290#define TSC_IOHCR_G4_IO2_Msk (0x1UL << TSC_IOHCR_G4_IO2_Pos)
15291#define TSC_IOHCR_G4_IO2 TSC_IOHCR_G4_IO2_Msk
15292#define TSC_IOHCR_G4_IO3_Pos (14U)
15293#define TSC_IOHCR_G4_IO3_Msk (0x1UL << TSC_IOHCR_G4_IO3_Pos)
15294#define TSC_IOHCR_G4_IO3 TSC_IOHCR_G4_IO3_Msk
15295#define TSC_IOHCR_G4_IO4_Pos (15U)
15296#define TSC_IOHCR_G4_IO4_Msk (0x1UL << TSC_IOHCR_G4_IO4_Pos)
15297#define TSC_IOHCR_G4_IO4 TSC_IOHCR_G4_IO4_Msk
15298#define TSC_IOHCR_G5_IO1_Pos (16U)
15299#define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos)
15300#define TSC_IOHCR_G5_IO1 TSC_IOHCR_G5_IO1_Msk
15301#define TSC_IOHCR_G5_IO2_Pos (17U)
15302#define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos)
15303#define TSC_IOHCR_G5_IO2 TSC_IOHCR_G5_IO2_Msk
15304#define TSC_IOHCR_G5_IO3_Pos (18U)
15305#define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos)
15306#define TSC_IOHCR_G5_IO3 TSC_IOHCR_G5_IO3_Msk
15307#define TSC_IOHCR_G5_IO4_Pos (19U)
15308#define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos)
15309#define TSC_IOHCR_G5_IO4 TSC_IOHCR_G5_IO4_Msk
15310#define TSC_IOHCR_G6_IO1_Pos (20U)
15311#define TSC_IOHCR_G6_IO1_Msk (0x1UL << TSC_IOHCR_G6_IO1_Pos)
15312#define TSC_IOHCR_G6_IO1 TSC_IOHCR_G6_IO1_Msk
15313#define TSC_IOHCR_G6_IO2_Pos (21U)
15314#define TSC_IOHCR_G6_IO2_Msk (0x1UL << TSC_IOHCR_G6_IO2_Pos)
15315#define TSC_IOHCR_G6_IO2 TSC_IOHCR_G6_IO2_Msk
15316#define TSC_IOHCR_G6_IO3_Pos (22U)
15317#define TSC_IOHCR_G6_IO3_Msk (0x1UL << TSC_IOHCR_G6_IO3_Pos)
15318#define TSC_IOHCR_G6_IO3 TSC_IOHCR_G6_IO3_Msk
15319#define TSC_IOHCR_G6_IO4_Pos (23U)
15320#define TSC_IOHCR_G6_IO4_Msk (0x1UL << TSC_IOHCR_G6_IO4_Pos)
15321#define TSC_IOHCR_G6_IO4 TSC_IOHCR_G6_IO4_Msk
15322#define TSC_IOHCR_G7_IO1_Pos (24U)
15323#define TSC_IOHCR_G7_IO1_Msk (0x1UL << TSC_IOHCR_G7_IO1_Pos)
15324#define TSC_IOHCR_G7_IO1 TSC_IOHCR_G7_IO1_Msk
15325#define TSC_IOHCR_G7_IO2_Pos (25U)
15326#define TSC_IOHCR_G7_IO2_Msk (0x1UL << TSC_IOHCR_G7_IO2_Pos)
15327#define TSC_IOHCR_G7_IO2 TSC_IOHCR_G7_IO2_Msk
15328#define TSC_IOHCR_G7_IO3_Pos (26U)
15329#define TSC_IOHCR_G7_IO3_Msk (0x1UL << TSC_IOHCR_G7_IO3_Pos)
15330#define TSC_IOHCR_G7_IO3 TSC_IOHCR_G7_IO3_Msk
15331#define TSC_IOHCR_G7_IO4_Pos (27U)
15332#define TSC_IOHCR_G7_IO4_Msk (0x1UL << TSC_IOHCR_G7_IO4_Pos)
15333#define TSC_IOHCR_G7_IO4 TSC_IOHCR_G7_IO4_Msk
15334#define TSC_IOHCR_G8_IO1_Pos (28U)
15335#define TSC_IOHCR_G8_IO1_Msk (0x1UL << TSC_IOHCR_G8_IO1_Pos)
15336#define TSC_IOHCR_G8_IO1 TSC_IOHCR_G8_IO1_Msk
15337#define TSC_IOHCR_G8_IO2_Pos (29U)
15338#define TSC_IOHCR_G8_IO2_Msk (0x1UL << TSC_IOHCR_G8_IO2_Pos)
15339#define TSC_IOHCR_G8_IO2 TSC_IOHCR_G8_IO2_Msk
15340#define TSC_IOHCR_G8_IO3_Pos (30U)
15341#define TSC_IOHCR_G8_IO3_Msk (0x1UL << TSC_IOHCR_G8_IO3_Pos)
15342#define TSC_IOHCR_G8_IO3 TSC_IOHCR_G8_IO3_Msk
15343#define TSC_IOHCR_G8_IO4_Pos (31U)
15344#define TSC_IOHCR_G8_IO4_Msk (0x1UL << TSC_IOHCR_G8_IO4_Pos)
15345#define TSC_IOHCR_G8_IO4 TSC_IOHCR_G8_IO4_Msk
15347/******************* Bit definition for TSC_IOASCR register *****************/
15348#define TSC_IOASCR_G1_IO1_Pos (0U)
15349#define TSC_IOASCR_G1_IO1_Msk (0x1UL << TSC_IOASCR_G1_IO1_Pos)
15350#define TSC_IOASCR_G1_IO1 TSC_IOASCR_G1_IO1_Msk
15351#define TSC_IOASCR_G1_IO2_Pos (1U)
15352#define TSC_IOASCR_G1_IO2_Msk (0x1UL << TSC_IOASCR_G1_IO2_Pos)
15353#define TSC_IOASCR_G1_IO2 TSC_IOASCR_G1_IO2_Msk
15354#define TSC_IOASCR_G1_IO3_Pos (2U)
15355#define TSC_IOASCR_G1_IO3_Msk (0x1UL << TSC_IOASCR_G1_IO3_Pos)
15356#define TSC_IOASCR_G1_IO3 TSC_IOASCR_G1_IO3_Msk
15357#define TSC_IOASCR_G1_IO4_Pos (3U)
15358#define TSC_IOASCR_G1_IO4_Msk (0x1UL << TSC_IOASCR_G1_IO4_Pos)
15359#define TSC_IOASCR_G1_IO4 TSC_IOASCR_G1_IO4_Msk
15360#define TSC_IOASCR_G2_IO1_Pos (4U)
15361#define TSC_IOASCR_G2_IO1_Msk (0x1UL << TSC_IOASCR_G2_IO1_Pos)
15362#define TSC_IOASCR_G2_IO1 TSC_IOASCR_G2_IO1_Msk
15363#define TSC_IOASCR_G2_IO2_Pos (5U)
15364#define TSC_IOASCR_G2_IO2_Msk (0x1UL << TSC_IOASCR_G2_IO2_Pos)
15365#define TSC_IOASCR_G2_IO2 TSC_IOASCR_G2_IO2_Msk
15366#define TSC_IOASCR_G2_IO3_Pos (6U)
15367#define TSC_IOASCR_G2_IO3_Msk (0x1UL << TSC_IOASCR_G2_IO3_Pos)
15368#define TSC_IOASCR_G2_IO3 TSC_IOASCR_G2_IO3_Msk
15369#define TSC_IOASCR_G2_IO4_Pos (7U)
15370#define TSC_IOASCR_G2_IO4_Msk (0x1UL << TSC_IOASCR_G2_IO4_Pos)
15371#define TSC_IOASCR_G2_IO4 TSC_IOASCR_G2_IO4_Msk
15372#define TSC_IOASCR_G3_IO1_Pos (8U)
15373#define TSC_IOASCR_G3_IO1_Msk (0x1UL << TSC_IOASCR_G3_IO1_Pos)
15374#define TSC_IOASCR_G3_IO1 TSC_IOASCR_G3_IO1_Msk
15375#define TSC_IOASCR_G3_IO2_Pos (9U)
15376#define TSC_IOASCR_G3_IO2_Msk (0x1UL << TSC_IOASCR_G3_IO2_Pos)
15377#define TSC_IOASCR_G3_IO2 TSC_IOASCR_G3_IO2_Msk
15378#define TSC_IOASCR_G3_IO3_Pos (10U)
15379#define TSC_IOASCR_G3_IO3_Msk (0x1UL << TSC_IOASCR_G3_IO3_Pos)
15380#define TSC_IOASCR_G3_IO3 TSC_IOASCR_G3_IO3_Msk
15381#define TSC_IOASCR_G3_IO4_Pos (11U)
15382#define TSC_IOASCR_G3_IO4_Msk (0x1UL << TSC_IOASCR_G3_IO4_Pos)
15383#define TSC_IOASCR_G3_IO4 TSC_IOASCR_G3_IO4_Msk
15384#define TSC_IOASCR_G4_IO1_Pos (12U)
15385#define TSC_IOASCR_G4_IO1_Msk (0x1UL << TSC_IOASCR_G4_IO1_Pos)
15386#define TSC_IOASCR_G4_IO1 TSC_IOASCR_G4_IO1_Msk
15387#define TSC_IOASCR_G4_IO2_Pos (13U)
15388#define TSC_IOASCR_G4_IO2_Msk (0x1UL << TSC_IOASCR_G4_IO2_Pos)
15389#define TSC_IOASCR_G4_IO2 TSC_IOASCR_G4_IO2_Msk
15390#define TSC_IOASCR_G4_IO3_Pos (14U)
15391#define TSC_IOASCR_G4_IO3_Msk (0x1UL << TSC_IOASCR_G4_IO3_Pos)
15392#define TSC_IOASCR_G4_IO3 TSC_IOASCR_G4_IO3_Msk
15393#define TSC_IOASCR_G4_IO4_Pos (15U)
15394#define TSC_IOASCR_G4_IO4_Msk (0x1UL << TSC_IOASCR_G4_IO4_Pos)
15395#define TSC_IOASCR_G4_IO4 TSC_IOASCR_G4_IO4_Msk
15396#define TSC_IOASCR_G5_IO1_Pos (16U)
15397#define TSC_IOASCR_G5_IO1_Msk (0x1UL << TSC_IOASCR_G5_IO1_Pos)
15398#define TSC_IOASCR_G5_IO1 TSC_IOASCR_G5_IO1_Msk
15399#define TSC_IOASCR_G5_IO2_Pos (17U)
15400#define TSC_IOASCR_G5_IO2_Msk (0x1UL << TSC_IOASCR_G5_IO2_Pos)
15401#define TSC_IOASCR_G5_IO2 TSC_IOASCR_G5_IO2_Msk
15402#define TSC_IOASCR_G5_IO3_Pos (18U)
15403#define TSC_IOASCR_G5_IO3_Msk (0x1UL << TSC_IOASCR_G5_IO3_Pos)
15404#define TSC_IOASCR_G5_IO3 TSC_IOASCR_G5_IO3_Msk
15405#define TSC_IOASCR_G5_IO4_Pos (19U)
15406#define TSC_IOASCR_G5_IO4_Msk (0x1UL << TSC_IOASCR_G5_IO4_Pos)
15407#define TSC_IOASCR_G5_IO4 TSC_IOASCR_G5_IO4_Msk
15408#define TSC_IOASCR_G6_IO1_Pos (20U)
15409#define TSC_IOASCR_G6_IO1_Msk (0x1UL << TSC_IOASCR_G6_IO1_Pos)
15410#define TSC_IOASCR_G6_IO1 TSC_IOASCR_G6_IO1_Msk
15411#define TSC_IOASCR_G6_IO2_Pos (21U)
15412#define TSC_IOASCR_G6_IO2_Msk (0x1UL << TSC_IOASCR_G6_IO2_Pos)
15413#define TSC_IOASCR_G6_IO2 TSC_IOASCR_G6_IO2_Msk
15414#define TSC_IOASCR_G6_IO3_Pos (22U)
15415#define TSC_IOASCR_G6_IO3_Msk (0x1UL << TSC_IOASCR_G6_IO3_Pos)
15416#define TSC_IOASCR_G6_IO3 TSC_IOASCR_G6_IO3_Msk
15417#define TSC_IOASCR_G6_IO4_Pos (23U)
15418#define TSC_IOASCR_G6_IO4_Msk (0x1UL << TSC_IOASCR_G6_IO4_Pos)
15419#define TSC_IOASCR_G6_IO4 TSC_IOASCR_G6_IO4_Msk
15420#define TSC_IOASCR_G7_IO1_Pos (24U)
15421#define TSC_IOASCR_G7_IO1_Msk (0x1UL << TSC_IOASCR_G7_IO1_Pos)
15422#define TSC_IOASCR_G7_IO1 TSC_IOASCR_G7_IO1_Msk
15423#define TSC_IOASCR_G7_IO2_Pos (25U)
15424#define TSC_IOASCR_G7_IO2_Msk (0x1UL << TSC_IOASCR_G7_IO2_Pos)
15425#define TSC_IOASCR_G7_IO2 TSC_IOASCR_G7_IO2_Msk
15426#define TSC_IOASCR_G7_IO3_Pos (26U)
15427#define TSC_IOASCR_G7_IO3_Msk (0x1UL << TSC_IOASCR_G7_IO3_Pos)
15428#define TSC_IOASCR_G7_IO3 TSC_IOASCR_G7_IO3_Msk
15429#define TSC_IOASCR_G7_IO4_Pos (27U)
15430#define TSC_IOASCR_G7_IO4_Msk (0x1UL << TSC_IOASCR_G7_IO4_Pos)
15431#define TSC_IOASCR_G7_IO4 TSC_IOASCR_G7_IO4_Msk
15432#define TSC_IOASCR_G8_IO1_Pos (28U)
15433#define TSC_IOASCR_G8_IO1_Msk (0x1UL << TSC_IOASCR_G8_IO1_Pos)
15434#define TSC_IOASCR_G8_IO1 TSC_IOASCR_G8_IO1_Msk
15435#define TSC_IOASCR_G8_IO2_Pos (29U)
15436#define TSC_IOASCR_G8_IO2_Msk (0x1UL << TSC_IOASCR_G8_IO2_Pos)
15437#define TSC_IOASCR_G8_IO2 TSC_IOASCR_G8_IO2_Msk
15438#define TSC_IOASCR_G8_IO3_Pos (30U)
15439#define TSC_IOASCR_G8_IO3_Msk (0x1UL << TSC_IOASCR_G8_IO3_Pos)
15440#define TSC_IOASCR_G8_IO3 TSC_IOASCR_G8_IO3_Msk
15441#define TSC_IOASCR_G8_IO4_Pos (31U)
15442#define TSC_IOASCR_G8_IO4_Msk (0x1UL << TSC_IOASCR_G8_IO4_Pos)
15443#define TSC_IOASCR_G8_IO4 TSC_IOASCR_G8_IO4_Msk
15445/******************* Bit definition for TSC_IOSCR register ******************/
15446#define TSC_IOSCR_G1_IO1_Pos (0U)
15447#define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos)
15448#define TSC_IOSCR_G1_IO1 TSC_IOSCR_G1_IO1_Msk
15449#define TSC_IOSCR_G1_IO2_Pos (1U)
15450#define TSC_IOSCR_G1_IO2_Msk (0x1UL << TSC_IOSCR_G1_IO2_Pos)
15451#define TSC_IOSCR_G1_IO2 TSC_IOSCR_G1_IO2_Msk
15452#define TSC_IOSCR_G1_IO3_Pos (2U)
15453#define TSC_IOSCR_G1_IO3_Msk (0x1UL << TSC_IOSCR_G1_IO3_Pos)
15454#define TSC_IOSCR_G1_IO3 TSC_IOSCR_G1_IO3_Msk
15455#define TSC_IOSCR_G1_IO4_Pos (3U)
15456#define TSC_IOSCR_G1_IO4_Msk (0x1UL << TSC_IOSCR_G1_IO4_Pos)
15457#define TSC_IOSCR_G1_IO4 TSC_IOSCR_G1_IO4_Msk
15458#define TSC_IOSCR_G2_IO1_Pos (4U)
15459#define TSC_IOSCR_G2_IO1_Msk (0x1UL << TSC_IOSCR_G2_IO1_Pos)
15460#define TSC_IOSCR_G2_IO1 TSC_IOSCR_G2_IO1_Msk
15461#define TSC_IOSCR_G2_IO2_Pos (5U)
15462#define TSC_IOSCR_G2_IO2_Msk (0x1UL << TSC_IOSCR_G2_IO2_Pos)
15463#define TSC_IOSCR_G2_IO2 TSC_IOSCR_G2_IO2_Msk
15464#define TSC_IOSCR_G2_IO3_Pos (6U)
15465#define TSC_IOSCR_G2_IO3_Msk (0x1UL << TSC_IOSCR_G2_IO3_Pos)
15466#define TSC_IOSCR_G2_IO3 TSC_IOSCR_G2_IO3_Msk
15467#define TSC_IOSCR_G2_IO4_Pos (7U)
15468#define TSC_IOSCR_G2_IO4_Msk (0x1UL << TSC_IOSCR_G2_IO4_Pos)
15469#define TSC_IOSCR_G2_IO4 TSC_IOSCR_G2_IO4_Msk
15470#define TSC_IOSCR_G3_IO1_Pos (8U)
15471#define TSC_IOSCR_G3_IO1_Msk (0x1UL << TSC_IOSCR_G3_IO1_Pos)
15472#define TSC_IOSCR_G3_IO1 TSC_IOSCR_G3_IO1_Msk
15473#define TSC_IOSCR_G3_IO2_Pos (9U)
15474#define TSC_IOSCR_G3_IO2_Msk (0x1UL << TSC_IOSCR_G3_IO2_Pos)
15475#define TSC_IOSCR_G3_IO2 TSC_IOSCR_G3_IO2_Msk
15476#define TSC_IOSCR_G3_IO3_Pos (10U)
15477#define TSC_IOSCR_G3_IO3_Msk (0x1UL << TSC_IOSCR_G3_IO3_Pos)
15478#define TSC_IOSCR_G3_IO3 TSC_IOSCR_G3_IO3_Msk
15479#define TSC_IOSCR_G3_IO4_Pos (11U)
15480#define TSC_IOSCR_G3_IO4_Msk (0x1UL << TSC_IOSCR_G3_IO4_Pos)
15481#define TSC_IOSCR_G3_IO4 TSC_IOSCR_G3_IO4_Msk
15482#define TSC_IOSCR_G4_IO1_Pos (12U)
15483#define TSC_IOSCR_G4_IO1_Msk (0x1UL << TSC_IOSCR_G4_IO1_Pos)
15484#define TSC_IOSCR_G4_IO1 TSC_IOSCR_G4_IO1_Msk
15485#define TSC_IOSCR_G4_IO2_Pos (13U)
15486#define TSC_IOSCR_G4_IO2_Msk (0x1UL << TSC_IOSCR_G4_IO2_Pos)
15487#define TSC_IOSCR_G4_IO2 TSC_IOSCR_G4_IO2_Msk
15488#define TSC_IOSCR_G4_IO3_Pos (14U)
15489#define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos)
15490#define TSC_IOSCR_G4_IO3 TSC_IOSCR_G4_IO3_Msk
15491#define TSC_IOSCR_G4_IO4_Pos (15U)
15492#define TSC_IOSCR_G4_IO4_Msk (0x1UL << TSC_IOSCR_G4_IO4_Pos)
15493#define TSC_IOSCR_G4_IO4 TSC_IOSCR_G4_IO4_Msk
15494#define TSC_IOSCR_G5_IO1_Pos (16U)
15495#define TSC_IOSCR_G5_IO1_Msk (0x1UL << TSC_IOSCR_G5_IO1_Pos)
15496#define TSC_IOSCR_G5_IO1 TSC_IOSCR_G5_IO1_Msk
15497#define TSC_IOSCR_G5_IO2_Pos (17U)
15498#define TSC_IOSCR_G5_IO2_Msk (0x1UL << TSC_IOSCR_G5_IO2_Pos)
15499#define TSC_IOSCR_G5_IO2 TSC_IOSCR_G5_IO2_Msk
15500#define TSC_IOSCR_G5_IO3_Pos (18U)
15501#define TSC_IOSCR_G5_IO3_Msk (0x1UL << TSC_IOSCR_G5_IO3_Pos)
15502#define TSC_IOSCR_G5_IO3 TSC_IOSCR_G5_IO3_Msk
15503#define TSC_IOSCR_G5_IO4_Pos (19U)
15504#define TSC_IOSCR_G5_IO4_Msk (0x1UL << TSC_IOSCR_G5_IO4_Pos)
15505#define TSC_IOSCR_G5_IO4 TSC_IOSCR_G5_IO4_Msk
15506#define TSC_IOSCR_G6_IO1_Pos (20U)
15507#define TSC_IOSCR_G6_IO1_Msk (0x1UL << TSC_IOSCR_G6_IO1_Pos)
15508#define TSC_IOSCR_G6_IO1 TSC_IOSCR_G6_IO1_Msk
15509#define TSC_IOSCR_G6_IO2_Pos (21U)
15510#define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos)
15511#define TSC_IOSCR_G6_IO2 TSC_IOSCR_G6_IO2_Msk
15512#define TSC_IOSCR_G6_IO3_Pos (22U)
15513#define TSC_IOSCR_G6_IO3_Msk (0x1UL << TSC_IOSCR_G6_IO3_Pos)
15514#define TSC_IOSCR_G6_IO3 TSC_IOSCR_G6_IO3_Msk
15515#define TSC_IOSCR_G6_IO4_Pos (23U)
15516#define TSC_IOSCR_G6_IO4_Msk (0x1UL << TSC_IOSCR_G6_IO4_Pos)
15517#define TSC_IOSCR_G6_IO4 TSC_IOSCR_G6_IO4_Msk
15518#define TSC_IOSCR_G7_IO1_Pos (24U)
15519#define TSC_IOSCR_G7_IO1_Msk (0x1UL << TSC_IOSCR_G7_IO1_Pos)
15520#define TSC_IOSCR_G7_IO1 TSC_IOSCR_G7_IO1_Msk
15521#define TSC_IOSCR_G7_IO2_Pos (25U)
15522#define TSC_IOSCR_G7_IO2_Msk (0x1UL << TSC_IOSCR_G7_IO2_Pos)
15523#define TSC_IOSCR_G7_IO2 TSC_IOSCR_G7_IO2_Msk
15524#define TSC_IOSCR_G7_IO3_Pos (26U)
15525#define TSC_IOSCR_G7_IO3_Msk (0x1UL << TSC_IOSCR_G7_IO3_Pos)
15526#define TSC_IOSCR_G7_IO3 TSC_IOSCR_G7_IO3_Msk
15527#define TSC_IOSCR_G7_IO4_Pos (27U)
15528#define TSC_IOSCR_G7_IO4_Msk (0x1UL << TSC_IOSCR_G7_IO4_Pos)
15529#define TSC_IOSCR_G7_IO4 TSC_IOSCR_G7_IO4_Msk
15530#define TSC_IOSCR_G8_IO1_Pos (28U)
15531#define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos)
15532#define TSC_IOSCR_G8_IO1 TSC_IOSCR_G8_IO1_Msk
15533#define TSC_IOSCR_G8_IO2_Pos (29U)
15534#define TSC_IOSCR_G8_IO2_Msk (0x1UL << TSC_IOSCR_G8_IO2_Pos)
15535#define TSC_IOSCR_G8_IO2 TSC_IOSCR_G8_IO2_Msk
15536#define TSC_IOSCR_G8_IO3_Pos (30U)
15537#define TSC_IOSCR_G8_IO3_Msk (0x1UL << TSC_IOSCR_G8_IO3_Pos)
15538#define TSC_IOSCR_G8_IO3 TSC_IOSCR_G8_IO3_Msk
15539#define TSC_IOSCR_G8_IO4_Pos (31U)
15540#define TSC_IOSCR_G8_IO4_Msk (0x1UL << TSC_IOSCR_G8_IO4_Pos)
15541#define TSC_IOSCR_G8_IO4 TSC_IOSCR_G8_IO4_Msk
15543/******************* Bit definition for TSC_IOCCR register ******************/
15544#define TSC_IOCCR_G1_IO1_Pos (0U)
15545#define TSC_IOCCR_G1_IO1_Msk (0x1UL << TSC_IOCCR_G1_IO1_Pos)
15546#define TSC_IOCCR_G1_IO1 TSC_IOCCR_G1_IO1_Msk
15547#define TSC_IOCCR_G1_IO2_Pos (1U)
15548#define TSC_IOCCR_G1_IO2_Msk (0x1UL << TSC_IOCCR_G1_IO2_Pos)
15549#define TSC_IOCCR_G1_IO2 TSC_IOCCR_G1_IO2_Msk
15550#define TSC_IOCCR_G1_IO3_Pos (2U)
15551#define TSC_IOCCR_G1_IO3_Msk (0x1UL << TSC_IOCCR_G1_IO3_Pos)
15552#define TSC_IOCCR_G1_IO3 TSC_IOCCR_G1_IO3_Msk
15553#define TSC_IOCCR_G1_IO4_Pos (3U)
15554#define TSC_IOCCR_G1_IO4_Msk (0x1UL << TSC_IOCCR_G1_IO4_Pos)
15555#define TSC_IOCCR_G1_IO4 TSC_IOCCR_G1_IO4_Msk
15556#define TSC_IOCCR_G2_IO1_Pos (4U)
15557#define TSC_IOCCR_G2_IO1_Msk (0x1UL << TSC_IOCCR_G2_IO1_Pos)
15558#define TSC_IOCCR_G2_IO1 TSC_IOCCR_G2_IO1_Msk
15559#define TSC_IOCCR_G2_IO2_Pos (5U)
15560#define TSC_IOCCR_G2_IO2_Msk (0x1UL << TSC_IOCCR_G2_IO2_Pos)
15561#define TSC_IOCCR_G2_IO2 TSC_IOCCR_G2_IO2_Msk
15562#define TSC_IOCCR_G2_IO3_Pos (6U)
15563#define TSC_IOCCR_G2_IO3_Msk (0x1UL << TSC_IOCCR_G2_IO3_Pos)
15564#define TSC_IOCCR_G2_IO3 TSC_IOCCR_G2_IO3_Msk
15565#define TSC_IOCCR_G2_IO4_Pos (7U)
15566#define TSC_IOCCR_G2_IO4_Msk (0x1UL << TSC_IOCCR_G2_IO4_Pos)
15567#define TSC_IOCCR_G2_IO4 TSC_IOCCR_G2_IO4_Msk
15568#define TSC_IOCCR_G3_IO1_Pos (8U)
15569#define TSC_IOCCR_G3_IO1_Msk (0x1UL << TSC_IOCCR_G3_IO1_Pos)
15570#define TSC_IOCCR_G3_IO1 TSC_IOCCR_G3_IO1_Msk
15571#define TSC_IOCCR_G3_IO2_Pos (9U)
15572#define TSC_IOCCR_G3_IO2_Msk (0x1UL << TSC_IOCCR_G3_IO2_Pos)
15573#define TSC_IOCCR_G3_IO2 TSC_IOCCR_G3_IO2_Msk
15574#define TSC_IOCCR_G3_IO3_Pos (10U)
15575#define TSC_IOCCR_G3_IO3_Msk (0x1UL << TSC_IOCCR_G3_IO3_Pos)
15576#define TSC_IOCCR_G3_IO3 TSC_IOCCR_G3_IO3_Msk
15577#define TSC_IOCCR_G3_IO4_Pos (11U)
15578#define TSC_IOCCR_G3_IO4_Msk (0x1UL << TSC_IOCCR_G3_IO4_Pos)
15579#define TSC_IOCCR_G3_IO4 TSC_IOCCR_G3_IO4_Msk
15580#define TSC_IOCCR_G4_IO1_Pos (12U)
15581#define TSC_IOCCR_G4_IO1_Msk (0x1UL << TSC_IOCCR_G4_IO1_Pos)
15582#define TSC_IOCCR_G4_IO1 TSC_IOCCR_G4_IO1_Msk
15583#define TSC_IOCCR_G4_IO2_Pos (13U)
15584#define TSC_IOCCR_G4_IO2_Msk (0x1UL << TSC_IOCCR_G4_IO2_Pos)
15585#define TSC_IOCCR_G4_IO2 TSC_IOCCR_G4_IO2_Msk
15586#define TSC_IOCCR_G4_IO3_Pos (14U)
15587#define TSC_IOCCR_G4_IO3_Msk (0x1UL << TSC_IOCCR_G4_IO3_Pos)
15588#define TSC_IOCCR_G4_IO3 TSC_IOCCR_G4_IO3_Msk
15589#define TSC_IOCCR_G4_IO4_Pos (15U)
15590#define TSC_IOCCR_G4_IO4_Msk (0x1UL << TSC_IOCCR_G4_IO4_Pos)
15591#define TSC_IOCCR_G4_IO4 TSC_IOCCR_G4_IO4_Msk
15592#define TSC_IOCCR_G5_IO1_Pos (16U)
15593#define TSC_IOCCR_G5_IO1_Msk (0x1UL << TSC_IOCCR_G5_IO1_Pos)
15594#define TSC_IOCCR_G5_IO1 TSC_IOCCR_G5_IO1_Msk
15595#define TSC_IOCCR_G5_IO2_Pos (17U)
15596#define TSC_IOCCR_G5_IO2_Msk (0x1UL << TSC_IOCCR_G5_IO2_Pos)
15597#define TSC_IOCCR_G5_IO2 TSC_IOCCR_G5_IO2_Msk
15598#define TSC_IOCCR_G5_IO3_Pos (18U)
15599#define TSC_IOCCR_G5_IO3_Msk (0x1UL << TSC_IOCCR_G5_IO3_Pos)
15600#define TSC_IOCCR_G5_IO3 TSC_IOCCR_G5_IO3_Msk
15601#define TSC_IOCCR_G5_IO4_Pos (19U)
15602#define TSC_IOCCR_G5_IO4_Msk (0x1UL << TSC_IOCCR_G5_IO4_Pos)
15603#define TSC_IOCCR_G5_IO4 TSC_IOCCR_G5_IO4_Msk
15604#define TSC_IOCCR_G6_IO1_Pos (20U)
15605#define TSC_IOCCR_G6_IO1_Msk (0x1UL << TSC_IOCCR_G6_IO1_Pos)
15606#define TSC_IOCCR_G6_IO1 TSC_IOCCR_G6_IO1_Msk
15607#define TSC_IOCCR_G6_IO2_Pos (21U)
15608#define TSC_IOCCR_G6_IO2_Msk (0x1UL << TSC_IOCCR_G6_IO2_Pos)
15609#define TSC_IOCCR_G6_IO2 TSC_IOCCR_G6_IO2_Msk
15610#define TSC_IOCCR_G6_IO3_Pos (22U)
15611#define TSC_IOCCR_G6_IO3_Msk (0x1UL << TSC_IOCCR_G6_IO3_Pos)
15612#define TSC_IOCCR_G6_IO3 TSC_IOCCR_G6_IO3_Msk
15613#define TSC_IOCCR_G6_IO4_Pos (23U)
15614#define TSC_IOCCR_G6_IO4_Msk (0x1UL << TSC_IOCCR_G6_IO4_Pos)
15615#define TSC_IOCCR_G6_IO4 TSC_IOCCR_G6_IO4_Msk
15616#define TSC_IOCCR_G7_IO1_Pos (24U)
15617#define TSC_IOCCR_G7_IO1_Msk (0x1UL << TSC_IOCCR_G7_IO1_Pos)
15618#define TSC_IOCCR_G7_IO1 TSC_IOCCR_G7_IO1_Msk
15619#define TSC_IOCCR_G7_IO2_Pos (25U)
15620#define TSC_IOCCR_G7_IO2_Msk (0x1UL << TSC_IOCCR_G7_IO2_Pos)
15621#define TSC_IOCCR_G7_IO2 TSC_IOCCR_G7_IO2_Msk
15622#define TSC_IOCCR_G7_IO3_Pos (26U)
15623#define TSC_IOCCR_G7_IO3_Msk (0x1UL << TSC_IOCCR_G7_IO3_Pos)
15624#define TSC_IOCCR_G7_IO3 TSC_IOCCR_G7_IO3_Msk
15625#define TSC_IOCCR_G7_IO4_Pos (27U)
15626#define TSC_IOCCR_G7_IO4_Msk (0x1UL << TSC_IOCCR_G7_IO4_Pos)
15627#define TSC_IOCCR_G7_IO4 TSC_IOCCR_G7_IO4_Msk
15628#define TSC_IOCCR_G8_IO1_Pos (28U)
15629#define TSC_IOCCR_G8_IO1_Msk (0x1UL << TSC_IOCCR_G8_IO1_Pos)
15630#define TSC_IOCCR_G8_IO1 TSC_IOCCR_G8_IO1_Msk
15631#define TSC_IOCCR_G8_IO2_Pos (29U)
15632#define TSC_IOCCR_G8_IO2_Msk (0x1UL << TSC_IOCCR_G8_IO2_Pos)
15633#define TSC_IOCCR_G8_IO2 TSC_IOCCR_G8_IO2_Msk
15634#define TSC_IOCCR_G8_IO3_Pos (30U)
15635#define TSC_IOCCR_G8_IO3_Msk (0x1UL << TSC_IOCCR_G8_IO3_Pos)
15636#define TSC_IOCCR_G8_IO3 TSC_IOCCR_G8_IO3_Msk
15637#define TSC_IOCCR_G8_IO4_Pos (31U)
15638#define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos)
15639#define TSC_IOCCR_G8_IO4 TSC_IOCCR_G8_IO4_Msk
15641/******************* Bit definition for TSC_IOGCSR register *****************/
15642#define TSC_IOGCSR_G1E_Pos (0U)
15643#define TSC_IOGCSR_G1E_Msk (0x1UL << TSC_IOGCSR_G1E_Pos)
15644#define TSC_IOGCSR_G1E TSC_IOGCSR_G1E_Msk
15645#define TSC_IOGCSR_G2E_Pos (1U)
15646#define TSC_IOGCSR_G2E_Msk (0x1UL << TSC_IOGCSR_G2E_Pos)
15647#define TSC_IOGCSR_G2E TSC_IOGCSR_G2E_Msk
15648#define TSC_IOGCSR_G3E_Pos (2U)
15649#define TSC_IOGCSR_G3E_Msk (0x1UL << TSC_IOGCSR_G3E_Pos)
15650#define TSC_IOGCSR_G3E TSC_IOGCSR_G3E_Msk
15651#define TSC_IOGCSR_G4E_Pos (3U)
15652#define TSC_IOGCSR_G4E_Msk (0x1UL << TSC_IOGCSR_G4E_Pos)
15653#define TSC_IOGCSR_G4E TSC_IOGCSR_G4E_Msk
15654#define TSC_IOGCSR_G5E_Pos (4U)
15655#define TSC_IOGCSR_G5E_Msk (0x1UL << TSC_IOGCSR_G5E_Pos)
15656#define TSC_IOGCSR_G5E TSC_IOGCSR_G5E_Msk
15657#define TSC_IOGCSR_G6E_Pos (5U)
15658#define TSC_IOGCSR_G6E_Msk (0x1UL << TSC_IOGCSR_G6E_Pos)
15659#define TSC_IOGCSR_G6E TSC_IOGCSR_G6E_Msk
15660#define TSC_IOGCSR_G7E_Pos (6U)
15661#define TSC_IOGCSR_G7E_Msk (0x1UL << TSC_IOGCSR_G7E_Pos)
15662#define TSC_IOGCSR_G7E TSC_IOGCSR_G7E_Msk
15663#define TSC_IOGCSR_G8E_Pos (7U)
15664#define TSC_IOGCSR_G8E_Msk (0x1UL << TSC_IOGCSR_G8E_Pos)
15665#define TSC_IOGCSR_G8E TSC_IOGCSR_G8E_Msk
15666#define TSC_IOGCSR_G1S_Pos (16U)
15667#define TSC_IOGCSR_G1S_Msk (0x1UL << TSC_IOGCSR_G1S_Pos)
15668#define TSC_IOGCSR_G1S TSC_IOGCSR_G1S_Msk
15669#define TSC_IOGCSR_G2S_Pos (17U)
15670#define TSC_IOGCSR_G2S_Msk (0x1UL << TSC_IOGCSR_G2S_Pos)
15671#define TSC_IOGCSR_G2S TSC_IOGCSR_G2S_Msk
15672#define TSC_IOGCSR_G3S_Pos (18U)
15673#define TSC_IOGCSR_G3S_Msk (0x1UL << TSC_IOGCSR_G3S_Pos)
15674#define TSC_IOGCSR_G3S TSC_IOGCSR_G3S_Msk
15675#define TSC_IOGCSR_G4S_Pos (19U)
15676#define TSC_IOGCSR_G4S_Msk (0x1UL << TSC_IOGCSR_G4S_Pos)
15677#define TSC_IOGCSR_G4S TSC_IOGCSR_G4S_Msk
15678#define TSC_IOGCSR_G5S_Pos (20U)
15679#define TSC_IOGCSR_G5S_Msk (0x1UL << TSC_IOGCSR_G5S_Pos)
15680#define TSC_IOGCSR_G5S TSC_IOGCSR_G5S_Msk
15681#define TSC_IOGCSR_G6S_Pos (21U)
15682#define TSC_IOGCSR_G6S_Msk (0x1UL << TSC_IOGCSR_G6S_Pos)
15683#define TSC_IOGCSR_G6S TSC_IOGCSR_G6S_Msk
15684#define TSC_IOGCSR_G7S_Pos (22U)
15685#define TSC_IOGCSR_G7S_Msk (0x1UL << TSC_IOGCSR_G7S_Pos)
15686#define TSC_IOGCSR_G7S TSC_IOGCSR_G7S_Msk
15687#define TSC_IOGCSR_G8S_Pos (23U)
15688#define TSC_IOGCSR_G8S_Msk (0x1UL << TSC_IOGCSR_G8S_Pos)
15689#define TSC_IOGCSR_G8S TSC_IOGCSR_G8S_Msk
15691/******************* Bit definition for TSC_IOGXCR register *****************/
15692#define TSC_IOGXCR_CNT_Pos (0U)
15693#define TSC_IOGXCR_CNT_Msk (0x3FFFUL << TSC_IOGXCR_CNT_Pos)
15694#define TSC_IOGXCR_CNT TSC_IOGXCR_CNT_Msk
15696/******************************************************************************/
15697/* */
15698/* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
15699/* */
15700/******************************************************************************/
15701/****************** Bit definition for USART_CR1 register *******************/
15702#define USART_CR1_UE_Pos (0U)
15703#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
15704#define USART_CR1_UE USART_CR1_UE_Msk
15705#define USART_CR1_UESM_Pos (1U)
15706#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)
15707#define USART_CR1_UESM USART_CR1_UESM_Msk
15708#define USART_CR1_RE_Pos (2U)
15709#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
15710#define USART_CR1_RE USART_CR1_RE_Msk
15711#define USART_CR1_TE_Pos (3U)
15712#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
15713#define USART_CR1_TE USART_CR1_TE_Msk
15714#define USART_CR1_IDLEIE_Pos (4U)
15715#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
15716#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
15717#define USART_CR1_RXNEIE_Pos (5U)
15718#define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)
15719#define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk
15720#define USART_CR1_TCIE_Pos (6U)
15721#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
15722#define USART_CR1_TCIE USART_CR1_TCIE_Msk
15723#define USART_CR1_TXEIE_Pos (7U)
15724#define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)
15725#define USART_CR1_TXEIE USART_CR1_TXEIE_Msk
15726#define USART_CR1_PEIE_Pos (8U)
15727#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
15728#define USART_CR1_PEIE USART_CR1_PEIE_Msk
15729#define USART_CR1_PS_Pos (9U)
15730#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
15731#define USART_CR1_PS USART_CR1_PS_Msk
15732#define USART_CR1_PCE_Pos (10U)
15733#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
15734#define USART_CR1_PCE USART_CR1_PCE_Msk
15735#define USART_CR1_WAKE_Pos (11U)
15736#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
15737#define USART_CR1_WAKE USART_CR1_WAKE_Msk
15738#define USART_CR1_M_Pos (12U)
15739#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)
15740#define USART_CR1_M USART_CR1_M_Msk
15741#define USART_CR1_M0_Pos (12U)
15742#define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos)
15743#define USART_CR1_M0 USART_CR1_M0_Msk
15744#define USART_CR1_MME_Pos (13U)
15745#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)
15746#define USART_CR1_MME USART_CR1_MME_Msk
15747#define USART_CR1_CMIE_Pos (14U)
15748#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)
15749#define USART_CR1_CMIE USART_CR1_CMIE_Msk
15750#define USART_CR1_OVER8_Pos (15U)
15751#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
15752#define USART_CR1_OVER8 USART_CR1_OVER8_Msk
15753#define USART_CR1_DEDT_Pos (16U)
15754#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)
15755#define USART_CR1_DEDT USART_CR1_DEDT_Msk
15756#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)
15757#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)
15758#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)
15759#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)
15760#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)
15761#define USART_CR1_DEAT_Pos (21U)
15762#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)
15763#define USART_CR1_DEAT USART_CR1_DEAT_Msk
15764#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)
15765#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)
15766#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)
15767#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)
15768#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)
15769#define USART_CR1_RTOIE_Pos (26U)
15770#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)
15771#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk
15772#define USART_CR1_EOBIE_Pos (27U)
15773#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)
15774#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk
15775#define USART_CR1_M1_Pos (28U)
15776#define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos)
15777#define USART_CR1_M1 USART_CR1_M1_Msk
15779/****************** Bit definition for USART_CR2 register *******************/
15780#define USART_CR2_ADDM7_Pos (4U)
15781#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)
15782#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk
15783#define USART_CR2_LBDL_Pos (5U)
15784#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
15785#define USART_CR2_LBDL USART_CR2_LBDL_Msk
15786#define USART_CR2_LBDIE_Pos (6U)
15787#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
15788#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk
15789#define USART_CR2_LBCL_Pos (8U)
15790#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
15791#define USART_CR2_LBCL USART_CR2_LBCL_Msk
15792#define USART_CR2_CPHA_Pos (9U)
15793#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
15794#define USART_CR2_CPHA USART_CR2_CPHA_Msk
15795#define USART_CR2_CPOL_Pos (10U)
15796#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
15797#define USART_CR2_CPOL USART_CR2_CPOL_Msk
15798#define USART_CR2_CLKEN_Pos (11U)
15799#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
15800#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk
15801#define USART_CR2_STOP_Pos (12U)
15802#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
15803#define USART_CR2_STOP USART_CR2_STOP_Msk
15804#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
15805#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
15806#define USART_CR2_LINEN_Pos (14U)
15807#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
15808#define USART_CR2_LINEN USART_CR2_LINEN_Msk
15809#define USART_CR2_SWAP_Pos (15U)
15810#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)
15811#define USART_CR2_SWAP USART_CR2_SWAP_Msk
15812#define USART_CR2_RXINV_Pos (16U)
15813#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)
15814#define USART_CR2_RXINV USART_CR2_RXINV_Msk
15815#define USART_CR2_TXINV_Pos (17U)
15816#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)
15817#define USART_CR2_TXINV USART_CR2_TXINV_Msk
15818#define USART_CR2_DATAINV_Pos (18U)
15819#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)
15820#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk
15821#define USART_CR2_MSBFIRST_Pos (19U)
15822#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)
15823#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk
15824#define USART_CR2_ABREN_Pos (20U)
15825#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)
15826#define USART_CR2_ABREN USART_CR2_ABREN_Msk
15827#define USART_CR2_ABRMODE_Pos (21U)
15828#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)
15829#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk
15830#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)
15831#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)
15832#define USART_CR2_RTOEN_Pos (23U)
15833#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)
15834#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk
15835#define USART_CR2_ADD_Pos (24U)
15836#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)
15837#define USART_CR2_ADD USART_CR2_ADD_Msk
15839/****************** Bit definition for USART_CR3 register *******************/
15840#define USART_CR3_EIE_Pos (0U)
15841#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
15842#define USART_CR3_EIE USART_CR3_EIE_Msk
15843#define USART_CR3_IREN_Pos (1U)
15844#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
15845#define USART_CR3_IREN USART_CR3_IREN_Msk
15846#define USART_CR3_IRLP_Pos (2U)
15847#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
15848#define USART_CR3_IRLP USART_CR3_IRLP_Msk
15849#define USART_CR3_HDSEL_Pos (3U)
15850#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
15851#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk
15852#define USART_CR3_NACK_Pos (4U)
15853#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
15854#define USART_CR3_NACK USART_CR3_NACK_Msk
15855#define USART_CR3_SCEN_Pos (5U)
15856#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
15857#define USART_CR3_SCEN USART_CR3_SCEN_Msk
15858#define USART_CR3_DMAR_Pos (6U)
15859#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
15860#define USART_CR3_DMAR USART_CR3_DMAR_Msk
15861#define USART_CR3_DMAT_Pos (7U)
15862#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
15863#define USART_CR3_DMAT USART_CR3_DMAT_Msk
15864#define USART_CR3_RTSE_Pos (8U)
15865#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
15866#define USART_CR3_RTSE USART_CR3_RTSE_Msk
15867#define USART_CR3_CTSE_Pos (9U)
15868#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
15869#define USART_CR3_CTSE USART_CR3_CTSE_Msk
15870#define USART_CR3_CTSIE_Pos (10U)
15871#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
15872#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk
15873#define USART_CR3_ONEBIT_Pos (11U)
15874#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
15875#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
15876#define USART_CR3_OVRDIS_Pos (12U)
15877#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)
15878#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk
15879#define USART_CR3_DDRE_Pos (13U)
15880#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)
15881#define USART_CR3_DDRE USART_CR3_DDRE_Msk
15882#define USART_CR3_DEM_Pos (14U)
15883#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)
15884#define USART_CR3_DEM USART_CR3_DEM_Msk
15885#define USART_CR3_DEP_Pos (15U)
15886#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)
15887#define USART_CR3_DEP USART_CR3_DEP_Msk
15888#define USART_CR3_SCARCNT_Pos (17U)
15889#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)
15890#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk
15891#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)
15892#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)
15893#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)
15894#define USART_CR3_WUS_Pos (20U)
15895#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)
15896#define USART_CR3_WUS USART_CR3_WUS_Msk
15897#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)
15898#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)
15899#define USART_CR3_WUFIE_Pos (22U)
15900#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)
15901#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk
15902#define USART_CR3_UCESM_Pos (23U)
15903#define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos)
15904#define USART_CR3_UCESM USART_CR3_UCESM_Msk
15906/****************** Bit definition for USART_BRR register *******************/
15907#define USART_BRR_DIV_FRACTION_Pos (0U)
15908#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)
15909#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk
15910#define USART_BRR_DIV_MANTISSA_Pos (4U)
15911#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
15912#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk
15914/****************** Bit definition for USART_GTPR register ******************/
15915#define USART_GTPR_PSC_Pos (0U)
15916#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
15917#define USART_GTPR_PSC USART_GTPR_PSC_Msk
15918#define USART_GTPR_GT_Pos (8U)
15919#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
15920#define USART_GTPR_GT USART_GTPR_GT_Msk
15922/******************* Bit definition for USART_RTOR register *****************/
15923#define USART_RTOR_RTO_Pos (0U)
15924#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)
15925#define USART_RTOR_RTO USART_RTOR_RTO_Msk
15926#define USART_RTOR_BLEN_Pos (24U)
15927#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)
15928#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk
15930/******************* Bit definition for USART_RQR register ******************/
15931#define USART_RQR_ABRRQ_Pos (0U)
15932#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)
15933#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk
15934#define USART_RQR_SBKRQ_Pos (1U)
15935#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)
15936#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk
15937#define USART_RQR_MMRQ_Pos (2U)
15938#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)
15939#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk
15940#define USART_RQR_RXFRQ_Pos (3U)
15941#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)
15942#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk
15943#define USART_RQR_TXFRQ_Pos (4U)
15944#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)
15945#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk
15947/******************* Bit definition for USART_ISR register ******************/
15948#define USART_ISR_PE_Pos (0U)
15949#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)
15950#define USART_ISR_PE USART_ISR_PE_Msk
15951#define USART_ISR_FE_Pos (1U)
15952#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)
15953#define USART_ISR_FE USART_ISR_FE_Msk
15954#define USART_ISR_NE_Pos (2U)
15955#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)
15956#define USART_ISR_NE USART_ISR_NE_Msk
15957#define USART_ISR_ORE_Pos (3U)
15958#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)
15959#define USART_ISR_ORE USART_ISR_ORE_Msk
15960#define USART_ISR_IDLE_Pos (4U)
15961#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)
15962#define USART_ISR_IDLE USART_ISR_IDLE_Msk
15963#define USART_ISR_RXNE_Pos (5U)
15964#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)
15965#define USART_ISR_RXNE USART_ISR_RXNE_Msk
15966#define USART_ISR_TC_Pos (6U)
15967#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)
15968#define USART_ISR_TC USART_ISR_TC_Msk
15969#define USART_ISR_TXE_Pos (7U)
15970#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)
15971#define USART_ISR_TXE USART_ISR_TXE_Msk
15972#define USART_ISR_LBDF_Pos (8U)
15973#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)
15974#define USART_ISR_LBDF USART_ISR_LBDF_Msk
15975#define USART_ISR_CTSIF_Pos (9U)
15976#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)
15977#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk
15978#define USART_ISR_CTS_Pos (10U)
15979#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)
15980#define USART_ISR_CTS USART_ISR_CTS_Msk
15981#define USART_ISR_RTOF_Pos (11U)
15982#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)
15983#define USART_ISR_RTOF USART_ISR_RTOF_Msk
15984#define USART_ISR_EOBF_Pos (12U)
15985#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)
15986#define USART_ISR_EOBF USART_ISR_EOBF_Msk
15987#define USART_ISR_ABRE_Pos (14U)
15988#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)
15989#define USART_ISR_ABRE USART_ISR_ABRE_Msk
15990#define USART_ISR_ABRF_Pos (15U)
15991#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)
15992#define USART_ISR_ABRF USART_ISR_ABRF_Msk
15993#define USART_ISR_BUSY_Pos (16U)
15994#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)
15995#define USART_ISR_BUSY USART_ISR_BUSY_Msk
15996#define USART_ISR_CMF_Pos (17U)
15997#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)
15998#define USART_ISR_CMF USART_ISR_CMF_Msk
15999#define USART_ISR_SBKF_Pos (18U)
16000#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)
16001#define USART_ISR_SBKF USART_ISR_SBKF_Msk
16002#define USART_ISR_RWU_Pos (19U)
16003#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)
16004#define USART_ISR_RWU USART_ISR_RWU_Msk
16005#define USART_ISR_WUF_Pos (20U)
16006#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)
16007#define USART_ISR_WUF USART_ISR_WUF_Msk
16008#define USART_ISR_TEACK_Pos (21U)
16009#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)
16010#define USART_ISR_TEACK USART_ISR_TEACK_Msk
16011#define USART_ISR_REACK_Pos (22U)
16012#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)
16013#define USART_ISR_REACK USART_ISR_REACK_Msk
16015/******************* Bit definition for USART_ICR register ******************/
16016#define USART_ICR_PECF_Pos (0U)
16017#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)
16018#define USART_ICR_PECF USART_ICR_PECF_Msk
16019#define USART_ICR_FECF_Pos (1U)
16020#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)
16021#define USART_ICR_FECF USART_ICR_FECF_Msk
16022#define USART_ICR_NECF_Pos (2U)
16023#define USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos)
16024#define USART_ICR_NECF USART_ICR_NECF_Msk
16025#define USART_ICR_ORECF_Pos (3U)
16026#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)
16027#define USART_ICR_ORECF USART_ICR_ORECF_Msk
16028#define USART_ICR_IDLECF_Pos (4U)
16029#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)
16030#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk
16031#define USART_ICR_TCCF_Pos (6U)
16032#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)
16033#define USART_ICR_TCCF USART_ICR_TCCF_Msk
16034#define USART_ICR_LBDCF_Pos (8U)
16035#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)
16036#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk
16037#define USART_ICR_CTSCF_Pos (9U)
16038#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)
16039#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk
16040#define USART_ICR_RTOCF_Pos (11U)
16041#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)
16042#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk
16043#define USART_ICR_EOBCF_Pos (12U)
16044#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)
16045#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk
16046#define USART_ICR_CMCF_Pos (17U)
16047#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)
16048#define USART_ICR_CMCF USART_ICR_CMCF_Msk
16049#define USART_ICR_WUCF_Pos (20U)
16050#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)
16051#define USART_ICR_WUCF USART_ICR_WUCF_Msk
16053/* Legacy defines */
16054#define USART_ICR_NCF_Pos USART_ICR_NECF_Pos
16055#define USART_ICR_NCF_Msk USART_ICR_NECF_Msk
16056#define USART_ICR_NCF USART_ICR_NECF
16057
16058/******************* Bit definition for USART_RDR register ******************/
16059#define USART_RDR_RDR_Pos (0U)
16060#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)
16061#define USART_RDR_RDR USART_RDR_RDR_Msk
16063/******************* Bit definition for USART_TDR register ******************/
16064#define USART_TDR_TDR_Pos (0U)
16065#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)
16066#define USART_TDR_TDR USART_TDR_TDR_Msk
16068/******************************************************************************/
16069/* */
16070/* Single Wire Protocol Master Interface (SWPMI) */
16071/* */
16072/******************************************************************************/
16073
16074/******************* Bit definition for SWPMI_CR register ********************/
16075#define SWPMI_CR_RXDMA_Pos (0U)
16076#define SWPMI_CR_RXDMA_Msk (0x1UL << SWPMI_CR_RXDMA_Pos)
16077#define SWPMI_CR_RXDMA SWPMI_CR_RXDMA_Msk
16078#define SWPMI_CR_TXDMA_Pos (1U)
16079#define SWPMI_CR_TXDMA_Msk (0x1UL << SWPMI_CR_TXDMA_Pos)
16080#define SWPMI_CR_TXDMA SWPMI_CR_TXDMA_Msk
16081#define SWPMI_CR_RXMODE_Pos (2U)
16082#define SWPMI_CR_RXMODE_Msk (0x1UL << SWPMI_CR_RXMODE_Pos)
16083#define SWPMI_CR_RXMODE SWPMI_CR_RXMODE_Msk
16084#define SWPMI_CR_TXMODE_Pos (3U)
16085#define SWPMI_CR_TXMODE_Msk (0x1UL << SWPMI_CR_TXMODE_Pos)
16086#define SWPMI_CR_TXMODE SWPMI_CR_TXMODE_Msk
16087#define SWPMI_CR_LPBK_Pos (4U)
16088#define SWPMI_CR_LPBK_Msk (0x1UL << SWPMI_CR_LPBK_Pos)
16089#define SWPMI_CR_LPBK SWPMI_CR_LPBK_Msk
16090#define SWPMI_CR_SWPACT_Pos (5U)
16091#define SWPMI_CR_SWPACT_Msk (0x1UL << SWPMI_CR_SWPACT_Pos)
16092#define SWPMI_CR_SWPACT SWPMI_CR_SWPACT_Msk
16093#define SWPMI_CR_DEACT_Pos (10U)
16094#define SWPMI_CR_DEACT_Msk (0x1UL << SWPMI_CR_DEACT_Pos)
16095#define SWPMI_CR_DEACT SWPMI_CR_DEACT_Msk
16097/******************* Bit definition for SWPMI_BRR register ********************/
16098#define SWPMI_BRR_BR_Pos (0U)
16099#define SWPMI_BRR_BR_Msk (0x3FUL << SWPMI_BRR_BR_Pos)
16100#define SWPMI_BRR_BR SWPMI_BRR_BR_Msk
16102/******************* Bit definition for SWPMI_ISR register ********************/
16103#define SWPMI_ISR_RXBFF_Pos (0U)
16104#define SWPMI_ISR_RXBFF_Msk (0x1UL << SWPMI_ISR_RXBFF_Pos)
16105#define SWPMI_ISR_RXBFF SWPMI_ISR_RXBFF_Msk
16106#define SWPMI_ISR_TXBEF_Pos (1U)
16107#define SWPMI_ISR_TXBEF_Msk (0x1UL << SWPMI_ISR_TXBEF_Pos)
16108#define SWPMI_ISR_TXBEF SWPMI_ISR_TXBEF_Msk
16109#define SWPMI_ISR_RXBERF_Pos (2U)
16110#define SWPMI_ISR_RXBERF_Msk (0x1UL << SWPMI_ISR_RXBERF_Pos)
16111#define SWPMI_ISR_RXBERF SWPMI_ISR_RXBERF_Msk
16112#define SWPMI_ISR_RXOVRF_Pos (3U)
16113#define SWPMI_ISR_RXOVRF_Msk (0x1UL << SWPMI_ISR_RXOVRF_Pos)
16114#define SWPMI_ISR_RXOVRF SWPMI_ISR_RXOVRF_Msk
16115#define SWPMI_ISR_TXUNRF_Pos (4U)
16116#define SWPMI_ISR_TXUNRF_Msk (0x1UL << SWPMI_ISR_TXUNRF_Pos)
16117#define SWPMI_ISR_TXUNRF SWPMI_ISR_TXUNRF_Msk
16118#define SWPMI_ISR_RXNE_Pos (5U)
16119#define SWPMI_ISR_RXNE_Msk (0x1UL << SWPMI_ISR_RXNE_Pos)
16120#define SWPMI_ISR_RXNE SWPMI_ISR_RXNE_Msk
16121#define SWPMI_ISR_TXE_Pos (6U)
16122#define SWPMI_ISR_TXE_Msk (0x1UL << SWPMI_ISR_TXE_Pos)
16123#define SWPMI_ISR_TXE SWPMI_ISR_TXE_Msk
16124#define SWPMI_ISR_TCF_Pos (7U)
16125#define SWPMI_ISR_TCF_Msk (0x1UL << SWPMI_ISR_TCF_Pos)
16126#define SWPMI_ISR_TCF SWPMI_ISR_TCF_Msk
16127#define SWPMI_ISR_SRF_Pos (8U)
16128#define SWPMI_ISR_SRF_Msk (0x1UL << SWPMI_ISR_SRF_Pos)
16129#define SWPMI_ISR_SRF SWPMI_ISR_SRF_Msk
16130#define SWPMI_ISR_SUSP_Pos (9U)
16131#define SWPMI_ISR_SUSP_Msk (0x1UL << SWPMI_ISR_SUSP_Pos)
16132#define SWPMI_ISR_SUSP SWPMI_ISR_SUSP_Msk
16133#define SWPMI_ISR_DEACTF_Pos (10U)
16134#define SWPMI_ISR_DEACTF_Msk (0x1UL << SWPMI_ISR_DEACTF_Pos)
16135#define SWPMI_ISR_DEACTF SWPMI_ISR_DEACTF_Msk
16137/******************* Bit definition for SWPMI_ICR register ********************/
16138#define SWPMI_ICR_CRXBFF_Pos (0U)
16139#define SWPMI_ICR_CRXBFF_Msk (0x1UL << SWPMI_ICR_CRXBFF_Pos)
16140#define SWPMI_ICR_CRXBFF SWPMI_ICR_CRXBFF_Msk
16141#define SWPMI_ICR_CTXBEF_Pos (1U)
16142#define SWPMI_ICR_CTXBEF_Msk (0x1UL << SWPMI_ICR_CTXBEF_Pos)
16143#define SWPMI_ICR_CTXBEF SWPMI_ICR_CTXBEF_Msk
16144#define SWPMI_ICR_CRXBERF_Pos (2U)
16145#define SWPMI_ICR_CRXBERF_Msk (0x1UL << SWPMI_ICR_CRXBERF_Pos)
16146#define SWPMI_ICR_CRXBERF SWPMI_ICR_CRXBERF_Msk
16147#define SWPMI_ICR_CRXOVRF_Pos (3U)
16148#define SWPMI_ICR_CRXOVRF_Msk (0x1UL << SWPMI_ICR_CRXOVRF_Pos)
16149#define SWPMI_ICR_CRXOVRF SWPMI_ICR_CRXOVRF_Msk
16150#define SWPMI_ICR_CTXUNRF_Pos (4U)
16151#define SWPMI_ICR_CTXUNRF_Msk (0x1UL << SWPMI_ICR_CTXUNRF_Pos)
16152#define SWPMI_ICR_CTXUNRF SWPMI_ICR_CTXUNRF_Msk
16153#define SWPMI_ICR_CTCF_Pos (7U)
16154#define SWPMI_ICR_CTCF_Msk (0x1UL << SWPMI_ICR_CTCF_Pos)
16155#define SWPMI_ICR_CTCF SWPMI_ICR_CTCF_Msk
16156#define SWPMI_ICR_CSRF_Pos (8U)
16157#define SWPMI_ICR_CSRF_Msk (0x1UL << SWPMI_ICR_CSRF_Pos)
16158#define SWPMI_ICR_CSRF SWPMI_ICR_CSRF_Msk
16160/******************* Bit definition for SWPMI_IER register ********************/
16161#define SWPMI_IER_SRIE_Pos (8U)
16162#define SWPMI_IER_SRIE_Msk (0x1UL << SWPMI_IER_SRIE_Pos)
16163#define SWPMI_IER_SRIE SWPMI_IER_SRIE_Msk
16164#define SWPMI_IER_TCIE_Pos (7U)
16165#define SWPMI_IER_TCIE_Msk (0x1UL << SWPMI_IER_TCIE_Pos)
16166#define SWPMI_IER_TCIE SWPMI_IER_TCIE_Msk
16167#define SWPMI_IER_TIE_Pos (6U)
16168#define SWPMI_IER_TIE_Msk (0x1UL << SWPMI_IER_TIE_Pos)
16169#define SWPMI_IER_TIE SWPMI_IER_TIE_Msk
16170#define SWPMI_IER_RIE_Pos (5U)
16171#define SWPMI_IER_RIE_Msk (0x1UL << SWPMI_IER_RIE_Pos)
16172#define SWPMI_IER_RIE SWPMI_IER_RIE_Msk
16173#define SWPMI_IER_TXUNRIE_Pos (4U)
16174#define SWPMI_IER_TXUNRIE_Msk (0x1UL << SWPMI_IER_TXUNRIE_Pos)
16175#define SWPMI_IER_TXUNRIE SWPMI_IER_TXUNRIE_Msk
16176#define SWPMI_IER_RXOVRIE_Pos (3U)
16177#define SWPMI_IER_RXOVRIE_Msk (0x1UL << SWPMI_IER_RXOVRIE_Pos)
16178#define SWPMI_IER_RXOVRIE SWPMI_IER_RXOVRIE_Msk
16179#define SWPMI_IER_RXBERIE_Pos (2U)
16180#define SWPMI_IER_RXBERIE_Msk (0x1UL << SWPMI_IER_RXBERIE_Pos)
16181#define SWPMI_IER_RXBERIE SWPMI_IER_RXBERIE_Msk
16182#define SWPMI_IER_TXBEIE_Pos (1U)
16183#define SWPMI_IER_TXBEIE_Msk (0x1UL << SWPMI_IER_TXBEIE_Pos)
16184#define SWPMI_IER_TXBEIE SWPMI_IER_TXBEIE_Msk
16185#define SWPMI_IER_RXBFIE_Pos (0U)
16186#define SWPMI_IER_RXBFIE_Msk (0x1UL << SWPMI_IER_RXBFIE_Pos)
16187#define SWPMI_IER_RXBFIE SWPMI_IER_RXBFIE_Msk
16189/******************* Bit definition for SWPMI_RFL register ********************/
16190#define SWPMI_RFL_RFL_Pos (0U)
16191#define SWPMI_RFL_RFL_Msk (0x1FUL << SWPMI_RFL_RFL_Pos)
16192#define SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk
16193#define SWPMI_RFL_RFL_0_1_Pos (0U)
16194#define SWPMI_RFL_RFL_0_1_Msk (0x3UL << SWPMI_RFL_RFL_0_1_Pos)
16195#define SWPMI_RFL_RFL_0_1 SWPMI_RFL_RFL_0_1_Msk
16197/******************* Bit definition for SWPMI_TDR register ********************/
16198#define SWPMI_TDR_TD_Pos (0U)
16199#define SWPMI_TDR_TD_Msk (0xFFFFFFFFUL << SWPMI_TDR_TD_Pos)
16200#define SWPMI_TDR_TD SWPMI_TDR_TD_Msk
16202/******************* Bit definition for SWPMI_RDR register ********************/
16203#define SWPMI_RDR_RD_Pos (0U)
16204#define SWPMI_RDR_RD_Msk (0xFFFFFFFFUL << SWPMI_RDR_RD_Pos)
16205#define SWPMI_RDR_RD SWPMI_RDR_RD_Msk
16207/******************* Bit definition for SWPMI_OR register ********************/
16208#define SWPMI_OR_TBYP_Pos (0U)
16209#define SWPMI_OR_TBYP_Msk (0x1UL << SWPMI_OR_TBYP_Pos)
16210#define SWPMI_OR_TBYP SWPMI_OR_TBYP_Msk
16211#define SWPMI_OR_CLASS_Pos (1U)
16212#define SWPMI_OR_CLASS_Msk (0x1UL << SWPMI_OR_CLASS_Pos)
16213#define SWPMI_OR_CLASS SWPMI_OR_CLASS_Msk
16215/******************************************************************************/
16216/* */
16217/* VREFBUF */
16218/* */
16219/******************************************************************************/
16220/******************* Bit definition for VREFBUF_CSR register ****************/
16221#define VREFBUF_CSR_ENVR_Pos (0U)
16222#define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos)
16223#define VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk
16224#define VREFBUF_CSR_HIZ_Pos (1U)
16225#define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos)
16226#define VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk
16227#define VREFBUF_CSR_VRS_Pos (2U)
16228#define VREFBUF_CSR_VRS_Msk (0x1UL << VREFBUF_CSR_VRS_Pos)
16229#define VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk
16230#define VREFBUF_CSR_VRR_Pos (3U)
16231#define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos)
16232#define VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk
16234/******************* Bit definition for VREFBUF_CCR register ******************/
16235#define VREFBUF_CCR_TRIM_Pos (0U)
16236#define VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos)
16237#define VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk
16239/******************************************************************************/
16240/* */
16241/* Window WATCHDOG */
16242/* */
16243/******************************************************************************/
16244/******************* Bit definition for WWDG_CR register ********************/
16245#define WWDG_CR_T_Pos (0U)
16246#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
16247#define WWDG_CR_T WWDG_CR_T_Msk
16248#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
16249#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
16250#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
16251#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
16252#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
16253#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
16254#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
16256#define WWDG_CR_WDGA_Pos (7U)
16257#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
16258#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk
16260/******************* Bit definition for WWDG_CFR register *******************/
16261#define WWDG_CFR_W_Pos (0U)
16262#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
16263#define WWDG_CFR_W WWDG_CFR_W_Msk
16264#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
16265#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
16266#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
16267#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
16268#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
16269#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
16270#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
16272#define WWDG_CFR_WDGTB_Pos (7U)
16273#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)
16274#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
16275#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
16276#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
16278#define WWDG_CFR_EWI_Pos (9U)
16279#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
16280#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk
16282/******************* Bit definition for WWDG_SR register ********************/
16283#define WWDG_SR_EWIF_Pos (0U)
16284#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
16285#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk
16288/******************************************************************************/
16289/* */
16290/* Debug MCU */
16291/* */
16292/******************************************************************************/
16293/******************** Bit definition for DBGMCU_IDCODE register *************/
16294#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
16295#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
16296#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
16297#define DBGMCU_IDCODE_REV_ID_Pos (16U)
16298#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
16299#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
16300
16301/******************** Bit definition for DBGMCU_CR register *****************/
16302#define DBGMCU_CR_DBG_SLEEP_Pos (0U)
16303#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
16304#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk
16305#define DBGMCU_CR_DBG_STOP_Pos (1U)
16306#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
16307#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk
16308#define DBGMCU_CR_DBG_STANDBY_Pos (2U)
16309#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
16310#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk
16311#define DBGMCU_CR_TRACE_IOEN_Pos (5U)
16312#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
16313#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk
16314
16315#define DBGMCU_CR_TRACE_MODE_Pos (6U)
16316#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
16317#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk
16318#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
16319#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
16321/******************** Bit definition for DBGMCU_APB1FZR1 register ***********/
16322#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos (0U)
16323#define DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)
16324#define DBGMCU_APB1FZR1_DBG_TIM2_STOP DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk
16325#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos (1U)
16326#define DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos)
16327#define DBGMCU_APB1FZR1_DBG_TIM3_STOP DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk
16328#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos (2U)
16329#define DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos)
16330#define DBGMCU_APB1FZR1_DBG_TIM4_STOP DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk
16331#define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos (3U)
16332#define DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos)
16333#define DBGMCU_APB1FZR1_DBG_TIM5_STOP DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk
16334#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos (4U)
16335#define DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos)
16336#define DBGMCU_APB1FZR1_DBG_TIM6_STOP DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk
16337#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos (5U)
16338#define DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos)
16339#define DBGMCU_APB1FZR1_DBG_TIM7_STOP DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk
16340#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos (10U)
16341#define DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)
16342#define DBGMCU_APB1FZR1_DBG_RTC_STOP DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk
16343#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos (11U)
16344#define DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)
16345#define DBGMCU_APB1FZR1_DBG_WWDG_STOP DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk
16346#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos (12U)
16347#define DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)
16348#define DBGMCU_APB1FZR1_DBG_IWDG_STOP DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk
16349#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos (21U)
16350#define DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)
16351#define DBGMCU_APB1FZR1_DBG_I2C1_STOP DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk
16352#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U)
16353#define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)
16354#define DBGMCU_APB1FZR1_DBG_I2C2_STOP DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk
16355#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos (23U)
16356#define DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)
16357#define DBGMCU_APB1FZR1_DBG_I2C3_STOP DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk
16358#define DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos (25U)
16359#define DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_CAN_STOP_Pos)
16360#define DBGMCU_APB1FZR1_DBG_CAN_STOP DBGMCU_APB1FZR1_DBG_CAN_STOP_Msk
16361#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos (31U)
16362#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)
16363#define DBGMCU_APB1FZR1_DBG_LPTIM1_STOP DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk
16364
16365/******************** Bit definition for DBGMCU_APB1FZR2 register **********/
16366#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos (5U)
16367#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk (0x1UL << DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Pos)
16368#define DBGMCU_APB1FZR2_DBG_LPTIM2_STOP DBGMCU_APB1FZR2_DBG_LPTIM2_STOP_Msk
16369
16370/******************** Bit definition for DBGMCU_APB2FZ register ************/
16371#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos (11U)
16372#define DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos)
16373#define DBGMCU_APB2FZ_DBG_TIM1_STOP DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk
16374#define DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos (13U)
16375#define DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos)
16376#define DBGMCU_APB2FZ_DBG_TIM8_STOP DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk
16377#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos (16U)
16378#define DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos)
16379#define DBGMCU_APB2FZ_DBG_TIM15_STOP DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk
16380#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos (17U)
16381#define DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos)
16382#define DBGMCU_APB2FZ_DBG_TIM16_STOP DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk
16383#define DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos (18U)
16384#define DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos)
16385#define DBGMCU_APB2FZ_DBG_TIM17_STOP DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk
16386
16387/******************************************************************************/
16388/* */
16389/* USB_OTG */
16390/* */
16391/******************************************************************************/
16392/******************** Bit definition for USB_OTG_GOTGCTL register ********************/
16393#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
16394#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
16395#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk
16396#define USB_OTG_GOTGCTL_SRQ_Pos (1U)
16397#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
16398#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk
16399#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
16400#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)
16401#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk
16402#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
16403#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)
16404#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk
16405#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
16406#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)
16407#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk
16408#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
16409#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)
16410#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk
16411#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
16412#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)
16413#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk
16414#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
16415#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)
16416#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk
16417#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
16418#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)
16419#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk
16421/******************** Bit definition for USB_OTG_GOTGINT register ********************/
16422#define USB_OTG_GOTGINT_SEDET_Pos (2U)
16423#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
16424#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk
16425#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
16426#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
16427#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk
16428#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
16429#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
16430#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk
16431#define USB_OTG_GOTGINT_HNGDET_Pos (17U)
16432#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
16433#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk
16434#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
16435#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
16436#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk
16437#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
16438#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
16439#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk
16441/******************** Bit definition for USB_OTG_GAHBCFG register ********************/
16442#define USB_OTG_GAHBCFG_GINT_Pos (0U)
16443#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
16444#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk
16445#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
16446#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16447#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk
16448#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16449#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x2UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16450#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x4UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16451#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x8UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
16452#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
16453#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
16454#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk
16455#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
16456#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
16457#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk
16458#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
16459#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
16460#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk
16462/******************** Bit definition for USB_OTG_GUSBCFG register ********************/
16463#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
16464#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16465#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk
16466#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16467#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16468#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
16469#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
16470#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
16471#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk
16472#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
16473#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
16474#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk
16475#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
16476#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
16477#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk
16478#define USB_OTG_GUSBCFG_TRDT_Pos (10U)
16479#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
16480#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk
16481#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
16482#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
16483#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
16484#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
16485#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
16486#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
16487#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk
16488#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
16489#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
16490#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk
16491#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
16492#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
16493#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk
16494#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
16495#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
16496#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk
16497#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
16498#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
16499#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
16500#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
16501#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
16502#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
16503#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
16504#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
16505#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk
16506#define USB_OTG_GUSBCFG_PCCI_Pos (23U)
16507#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
16508#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk
16509#define USB_OTG_GUSBCFG_PTCI_Pos (24U)
16510#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
16511#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk
16512#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
16513#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
16514#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk
16515#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
16516#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
16517#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk
16518#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
16519#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
16520#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk
16521#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
16522#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
16523#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk
16525/******************** Bit definition for USB_OTG_GRSTCTL register ********************/
16526#define USB_OTG_GRSTCTL_CSRST_Pos (0U)
16527#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
16528#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk
16529#define USB_OTG_GRSTCTL_HSRST_Pos (1U)
16530#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
16531#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk
16532#define USB_OTG_GRSTCTL_FCRST_Pos (2U)
16533#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
16534#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk
16535#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
16536#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
16537#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk
16538#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
16539#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
16540#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk
16541#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
16542#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16543#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk
16544#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16545#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16546#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16547#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16548#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
16549#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
16550#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
16551#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk
16552#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
16553#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
16554#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk
16556/******************** Bit definition for USB_OTG_GINTSTS register ********************/
16557#define USB_OTG_GINTSTS_CMOD_Pos (0U)
16558#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
16559#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk
16560#define USB_OTG_GINTSTS_MMIS_Pos (1U)
16561#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
16562#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk
16563#define USB_OTG_GINTSTS_OTGINT_Pos (2U)
16564#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
16565#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk
16566#define USB_OTG_GINTSTS_SOF_Pos (3U)
16567#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
16568#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk
16569#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
16570#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
16571#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk
16572#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
16573#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
16574#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk
16575#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
16576#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
16577#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk
16578#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
16579#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
16580#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk
16581#define USB_OTG_GINTSTS_ESUSP_Pos (10U)
16582#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
16583#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk
16584#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
16585#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
16586#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk
16587#define USB_OTG_GINTSTS_USBRST_Pos (12U)
16588#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
16589#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk
16590#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
16591#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
16592#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk
16593#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
16594#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
16595#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk
16596#define USB_OTG_GINTSTS_EOPF_Pos (15U)
16597#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
16598#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk
16599#define USB_OTG_GINTSTS_IEPINT_Pos (18U)
16600#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
16601#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk
16602#define USB_OTG_GINTSTS_OEPINT_Pos (19U)
16603#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
16604#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk
16605#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
16606#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
16607#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk
16608#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
16609#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
16610#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
16611#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
16612#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
16613#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk
16614#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
16615#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
16616#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk
16617#define USB_OTG_GINTSTS_HCINT_Pos (25U)
16618#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
16619#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk
16620#define USB_OTG_GINTSTS_PTXFE_Pos (26U)
16621#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
16622#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk
16623#define USB_OTG_GINTSTS_LPMINT_Pos (27U)
16624#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)
16625#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk
16626#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
16627#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
16628#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk
16629#define USB_OTG_GINTSTS_DISCINT_Pos (29U)
16630#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
16631#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk
16632#define USB_OTG_GINTSTS_SRQINT_Pos (30U)
16633#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
16634#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk
16635#define USB_OTG_GINTSTS_WKUINT_Pos (31U)
16636#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
16637#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk
16639/******************** Bit definition for USB_OTG_GINTMSK register ********************/
16640#define USB_OTG_GINTMSK_MMISM_Pos (1U)
16641#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
16642#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk
16643#define USB_OTG_GINTMSK_OTGINT_Pos (2U)
16644#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
16645#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk
16646#define USB_OTG_GINTMSK_SOFM_Pos (3U)
16647#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
16648#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk
16649#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
16650#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
16651#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk
16652#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
16653#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
16654#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk
16655#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
16656#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
16657#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk
16658#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
16659#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
16660#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk
16661#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
16662#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
16663#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk
16664#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
16665#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
16666#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk
16667#define USB_OTG_GINTMSK_USBRST_Pos (12U)
16668#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
16669#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk
16670#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
16671#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
16672#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk
16673#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
16674#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
16675#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk
16676#define USB_OTG_GINTMSK_EOPFM_Pos (15U)
16677#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
16678#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk
16679#define USB_OTG_GINTMSK_EPMISM_Pos (17U)
16680#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
16681#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk
16682#define USB_OTG_GINTMSK_IEPINT_Pos (18U)
16683#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
16684#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk
16685#define USB_OTG_GINTMSK_OEPINT_Pos (19U)
16686#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
16687#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk
16688#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
16689#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
16690#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk
16691#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
16692#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
16693#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
16694#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
16695#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
16696#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk
16697#define USB_OTG_GINTMSK_PRTIM_Pos (24U)
16698#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
16699#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk
16700#define USB_OTG_GINTMSK_HCIM_Pos (25U)
16701#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
16702#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk
16703#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
16704#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
16705#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk
16706#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
16707#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)
16708#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk
16709#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
16710#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
16711#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk
16712#define USB_OTG_GINTMSK_DISCINT_Pos (29U)
16713#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
16714#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk
16715#define USB_OTG_GINTMSK_SRQIM_Pos (30U)
16716#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
16717#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk
16718#define USB_OTG_GINTMSK_WUIM_Pos (31U)
16719#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
16720#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk
16722/******************** Bit definition for USB_OTG_GRXSTSR/GRXSTSP registers ***********/
16723/* Host mode */
16724#define USB_OTG_CHNUM_Pos (0U)
16725#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)
16726#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk
16727#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)
16728#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)
16729#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)
16730#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)
16731/* Device mode */
16732#define USB_OTG_EPNUM_Pos (0U)
16733#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)
16734#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk
16735#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)
16736#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)
16737#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)
16738#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)
16739#define USB_OTG_FRMNUM_Pos (21U)
16740#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)
16741#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk
16742#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)
16743#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)
16744#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)
16745#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)
16746/* Host/Device mode */
16747#define USB_OTG_BCNT_Pos (4U)
16748#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)
16749#define USB_OTG_BCNT USB_OTG_BCNT_Msk
16750#define USB_OTG_DPID_Pos (15U)
16751#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)
16752#define USB_OTG_DPID USB_OTG_DPID_Msk
16753#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)
16754#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)
16755#define USB_OTG_PKTSTS_Pos (17U)
16756#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)
16757#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk
16758#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)
16759#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)
16760#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)
16761#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)
16763/******************** Bit definition for USB_OTG_GRXSTSP register ********************/
16764#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
16765#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
16766#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk
16767#define USB_OTG_GRXSTSP_BCNT_Pos (4U)
16768#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
16769#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk
16770#define USB_OTG_GRXSTSP_DPID_Pos (15U)
16771#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
16772#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk
16773#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
16774#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
16775#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk
16777/******************** Bit definition for USB_OTG_GRXFSIZ register ********************/
16778#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
16779#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
16780#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk
16782/******************** Bit definition for USB_OTG_HNPTXFSIZ/DIEPTXF0 register *********/
16783#define USB_OTG_NPTXFSA_Pos (0U)
16784#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
16785#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk
16786#define USB_OTG_NPTXFD_Pos (16U)
16787#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)
16788#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk
16789#define USB_OTG_TX0FSA_Pos (0U)
16790#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)
16791#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk
16792#define USB_OTG_TX0FD_Pos (16U)
16793#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)
16794#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk
16796/******************** Bit definition for USB_OTG_GNPTXSTS register ********************/
16797#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
16798#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
16799#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk
16800#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
16801#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16802#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk
16803#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16804#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16805#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16806#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16807#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16808#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16809#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16810#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
16812#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
16813#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16814#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk
16815#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16816#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16817#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16818#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16819#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16820#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16821#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
16823/******************** Bit definition for USB_OTG_GCCFG register ********************/
16824#define USB_OTG_GCCFG_DCDET_Pos (0U)
16825#define USB_OTG_GCCFG_DCDET_Msk (0x1UL << USB_OTG_GCCFG_DCDET_Pos)
16826#define USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk
16827#define USB_OTG_GCCFG_PDET_Pos (1U)
16828#define USB_OTG_GCCFG_PDET_Msk (0x1UL << USB_OTG_GCCFG_PDET_Pos)
16829#define USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk
16830#define USB_OTG_GCCFG_SDET_Pos (2U)
16831#define USB_OTG_GCCFG_SDET_Msk (0x1UL << USB_OTG_GCCFG_SDET_Pos)
16832#define USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk
16833#define USB_OTG_GCCFG_PS2DET_Pos (3U)
16834#define USB_OTG_GCCFG_PS2DET_Msk (0x1UL << USB_OTG_GCCFG_PS2DET_Pos)
16835#define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk
16836#define USB_OTG_GCCFG_PWRDWN_Pos (16U)
16837#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
16838#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk
16839#define USB_OTG_GCCFG_BCDEN_Pos (17U)
16840#define USB_OTG_GCCFG_BCDEN_Msk (0x1UL << USB_OTG_GCCFG_BCDEN_Pos)
16841#define USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk
16842#define USB_OTG_GCCFG_DCDEN_Pos (18U)
16843#define USB_OTG_GCCFG_DCDEN_Msk (0x1UL << USB_OTG_GCCFG_DCDEN_Pos)
16844#define USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk
16845#define USB_OTG_GCCFG_PDEN_Pos (19U)
16846#define USB_OTG_GCCFG_PDEN_Msk (0x1UL << USB_OTG_GCCFG_PDEN_Pos)
16847#define USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk
16848#define USB_OTG_GCCFG_SDEN_Pos (20U)
16849#define USB_OTG_GCCFG_SDEN_Msk (0x1UL << USB_OTG_GCCFG_SDEN_Pos)
16850#define USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk
16851#define USB_OTG_GCCFG_VBDEN_Pos (21U)
16852#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)
16853#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk
16855/******************** Bit definition for USB_OTG_CID register ********************/
16856#define USB_OTG_CID_PRODUCT_ID_Pos (0U)
16857#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
16858#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk
16860/******************** Bit definition for USB_OTG_GLPMCFG register ********************/
16861#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
16862#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)
16863#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /* Enable best effort service latency */
16864#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
16865#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)
16866#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /* LPM retry count status */
16867#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
16868#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)
16869#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /* Send LPM transaction */
16870#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
16871#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)
16872#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /* LPM retry count */
16873#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
16874#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)
16875#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /* LPMCHIDX: */
16876#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
16877#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)
16878#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /* Sleep State Resume OK */
16879#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
16880#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)
16881#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /* Port sleep status */
16882#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
16883#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)
16884#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /* LPM response */
16885#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
16886#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)
16887#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /* L1 deep sleep enable */
16888#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
16889#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)
16890#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /* BESL threshold */
16891#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
16892#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)
16893#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /* L1 shallow sleep enable */
16894#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
16895#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)
16896#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /* bRemoteWake value received with last ACKed LPM Token */
16897#define USB_OTG_GLPMCFG_BESL_Pos (2U)
16898#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)
16899#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /* BESL value received with last ACKed LPM Token */
16900#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
16901#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)
16902#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /* LPM Token acknowledge enable*/
16903#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
16904#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)
16905#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /* LPM support enable */
16906
16907/* Legacy defines */
16908#define USB_OTG_GLPMCFG_L1ResumeOK_Pos USB_OTG_GLPMCFG_L1RSMOK_Pos
16909#define USB_OTG_GLPMCFG_L1ResumeOK_Msk USB_OTG_GLPMCFG_L1RSMOK_Msk
16910#define USB_OTG_GLPMCFG_L1ResumeOK USB_OTG_GLPMCFG_L1RSMOK
16911
16912/******************** Bit definition for USB_OTG_GPWRDN register **********************/
16913#define USB_OTG_GPWRDN_DISABLEVBUS_Pos (6U)
16914#define USB_OTG_GPWRDN_DISABLEVBUS_Msk (0x1UL << USB_OTG_GPWRDN_DISABLEVBUS_Pos)
16915#define USB_OTG_GPWRDN_DISABLEVBUS USB_OTG_GPWRDN_DISABLEVBUS_Msk
16917/******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/
16918#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
16919#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
16920#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk
16921#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
16922#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
16923#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk
16925/******************** Bit definition for USB_OTG_DIEPTXF register ********************/
16926#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
16927#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
16928#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk
16929#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
16930#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
16931#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk
16933/******************** Bit definition for USB_OTG_HCFG register ********************/
16934#define USB_OTG_HCFG_FSLSPCS_Pos (0U)
16935#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
16936#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk
16937#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
16938#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
16939#define USB_OTG_HCFG_FSLSS_Pos (2U)
16940#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
16941#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk
16943/******************** Bit definition for USB_OTG_HFIR register ********************/
16944#define USB_OTG_HFIR_FRIVL_Pos (0U)
16945#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
16946#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk
16948/******************** Bit definition for USB_OTG_HFNUM register ********************/
16949#define USB_OTG_HFNUM_FRNUM_Pos (0U)
16950#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
16951#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk
16952#define USB_OTG_HFNUM_FTREM_Pos (16U)
16953#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
16954#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk
16956/******************** Bit definition for USB_OTG_HPTXSTS register ********************/
16957#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
16958#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
16959#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk
16960#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
16961#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16962#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk
16963#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16964#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16965#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16966#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16967#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16968#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16969#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16970#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
16972#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
16973#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16974#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk
16975#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16976#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16977#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16978#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16979#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16980#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16981#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16982#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
16984/******************** Bit definition for USB_OTG_HAINT register ********************/
16985#define USB_OTG_HAINT_HAINT_Pos (0U)
16986#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
16987#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk
16989/******************** Bit definition for USB_OTG_HAINTMSK register ********************/
16990#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
16991#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
16992#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk
16994/******************** Bit definition for USB_OTG_HPRT register ********************/
16995#define USB_OTG_HPRT_PCSTS_Pos (0U)
16996#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
16997#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk
16998#define USB_OTG_HPRT_PCDET_Pos (1U)
16999#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)
17000#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk
17001#define USB_OTG_HPRT_PENA_Pos (2U)
17002#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)
17003#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk
17004#define USB_OTG_HPRT_PENCHNG_Pos (3U)
17005#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
17006#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk
17007#define USB_OTG_HPRT_POCA_Pos (4U)
17008#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)
17009#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk
17010#define USB_OTG_HPRT_POCCHNG_Pos (5U)
17011#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
17012#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk
17013#define USB_OTG_HPRT_PRES_Pos (6U)
17014#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)
17015#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk
17016#define USB_OTG_HPRT_PSUSP_Pos (7U)
17017#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
17018#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk
17019#define USB_OTG_HPRT_PRST_Pos (8U)
17020#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)
17021#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk
17023#define USB_OTG_HPRT_PLSTS_Pos (10U)
17024#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
17025#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk
17026#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
17027#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
17028#define USB_OTG_HPRT_PPWR_Pos (12U)
17029#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)
17030#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk
17032#define USB_OTG_HPRT_PTCTL_Pos (13U)
17033#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
17034#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk
17035#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
17036#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
17037#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
17038#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
17040#define USB_OTG_HPRT_PSPD_Pos (17U)
17041#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)
17042#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk
17043#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)
17044#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)
17046/******************** Bit definition for USB_OTG_HCCHAR register ********************/
17047#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
17048#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
17049#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk
17051#define USB_OTG_HCCHAR_EPNUM_Pos (11U)
17052#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
17053#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk
17054#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
17055#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
17056#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
17057#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
17058#define USB_OTG_HCCHAR_EPDIR_Pos (15U)
17059#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
17060#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk
17061#define USB_OTG_HCCHAR_LSDEV_Pos (17U)
17062#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
17063#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk
17065#define USB_OTG_HCCHAR_EPTYP_Pos (18U)
17066#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
17067#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk
17068#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
17069#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
17071#define USB_OTG_HCCHAR_MC_Pos (20U)
17072#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)
17073#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk
17074#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)
17075#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)
17077#define USB_OTG_HCCHAR_DAD_Pos (22U)
17078#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
17079#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk
17080#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
17081#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
17082#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
17083#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
17084#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
17085#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
17086#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
17087#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
17088#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
17089#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk
17090#define USB_OTG_HCCHAR_CHDIS_Pos (30U)
17091#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
17092#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk
17093#define USB_OTG_HCCHAR_CHENA_Pos (31U)
17094#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
17095#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk
17097/******************** Bit definition for USB_OTG_HCINT register ********************/
17098#define USB_OTG_HCINT_XFRC_Pos (0U)
17099#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)
17100#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk
17101#define USB_OTG_HCINT_CHH_Pos (1U)
17102#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)
17103#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk
17104#define USB_OTG_HCINT_AHBERR_Pos (2U)
17105#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
17106#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk
17107#define USB_OTG_HCINT_STALL_Pos (3U)
17108#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)
17109#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk
17110#define USB_OTG_HCINT_NAK_Pos (4U)
17111#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)
17112#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk
17113#define USB_OTG_HCINT_ACK_Pos (5U)
17114#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)
17115#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk
17116#define USB_OTG_HCINT_NYET_Pos (6U)
17117#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)
17118#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk
17119#define USB_OTG_HCINT_TXERR_Pos (7U)
17120#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)
17121#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk
17122#define USB_OTG_HCINT_BBERR_Pos (8U)
17123#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)
17124#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk
17125#define USB_OTG_HCINT_FRMOR_Pos (9U)
17126#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
17127#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk
17128#define USB_OTG_HCINT_DTERR_Pos (10U)
17129#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)
17130#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk
17132/******************** Bit definition for USB_OTG_HCINTMSK register ********************/
17133#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
17134#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
17135#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk
17136#define USB_OTG_HCINTMSK_CHHM_Pos (1U)
17137#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
17138#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk
17139#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
17140#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
17141#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk
17142#define USB_OTG_HCINTMSK_STALLM_Pos (3U)
17143#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
17144#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk
17145#define USB_OTG_HCINTMSK_NAKM_Pos (4U)
17146#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
17147#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk
17148#define USB_OTG_HCINTMSK_ACKM_Pos (5U)
17149#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
17150#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk
17151#define USB_OTG_HCINTMSK_NYET_Pos (6U)
17152#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
17153#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk
17154#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
17155#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
17156#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk
17157#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
17158#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
17159#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk
17160#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
17161#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
17162#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk
17163#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
17164#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
17165#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk
17167/******************** Bit definition for USB_OTG_HCTSIZ register ********************/
17168#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
17169#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
17170#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk
17171#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
17172#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
17173#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk
17174#define USB_OTG_HCTSIZ_DOPING_Pos (31U)
17175#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
17176#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk
17177#define USB_OTG_HCTSIZ_DPID_Pos (29U)
17178#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
17179#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk
17180#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
17181#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
17183/******************** Bit definition for USB_OTG_HCDMA register *********************/
17184#define USB_OTG_HCDMA_DMAADDR_Pos (0U)
17185#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
17186#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk
17188/******************** Bit definition for USB_OTG_DCFG register ********************/
17189#define USB_OTG_DCFG_DSPD_Pos (0U)
17190#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)
17191#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk
17192#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)
17193#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)
17194#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
17195#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
17196#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk
17197#define USB_OTG_DCFG_DAD_Pos (4U)
17198#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)
17199#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk
17200#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)
17201#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)
17202#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)
17203#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)
17204#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)
17205#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)
17206#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)
17207#define USB_OTG_DCFG_PFIVL_Pos (11U)
17208#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
17209#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk
17210#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
17211#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
17212#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
17213#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
17214#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk
17215#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
17216#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
17218/******************** Bit definition for USB_OTG_DCTL register ********************/
17219#define USB_OTG_DCTL_RWUSIG_Pos (0U)
17220#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
17221#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk
17222#define USB_OTG_DCTL_SDIS_Pos (1U)
17223#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)
17224#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk
17225#define USB_OTG_DCTL_GINSTS_Pos (2U)
17226#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
17227#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk
17228#define USB_OTG_DCTL_GONSTS_Pos (3U)
17229#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
17230#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk
17231#define USB_OTG_DCTL_TCTL_Pos (4U)
17232#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)
17233#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk
17234#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)
17235#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)
17236#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)
17237#define USB_OTG_DCTL_SGINAK_Pos (7U)
17238#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
17239#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk
17240#define USB_OTG_DCTL_CGINAK_Pos (8U)
17241#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
17242#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk
17243#define USB_OTG_DCTL_SGONAK_Pos (9U)
17244#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
17245#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk
17246#define USB_OTG_DCTL_CGONAK_Pos (10U)
17247#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
17248#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk
17249#define USB_OTG_DCTL_POPRGDNE_Pos (11U)
17250#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
17251#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk
17253/******************** Bit definition for USB_OTG_DSTS register ********************/
17254#define USB_OTG_DSTS_SUSPSTS_Pos (0U)
17255#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
17256#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk
17257#define USB_OTG_DSTS_ENUMSPD_Pos (1U)
17258#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
17259#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk
17260#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
17261#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
17262#define USB_OTG_DSTS_EERR_Pos (3U)
17263#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)
17264#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk
17265#define USB_OTG_DSTS_FNSOF_Pos (8U)
17266#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
17267#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk
17269/******************** Bit definition for USB_OTG_DIEPMSK register ********************/
17270#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
17271#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
17272#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk
17273#define USB_OTG_DIEPMSK_EPDM_Pos (1U)
17274#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
17275#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk
17276#define USB_OTG_DIEPMSK_TOM_Pos (3U)
17277#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
17278#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk
17279#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
17280#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
17281#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk
17282#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
17283#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
17284#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk
17285#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
17286#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
17287#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk
17288#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
17289#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
17290#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk
17291#define USB_OTG_DIEPMSK_BIM_Pos (9U)
17292#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
17293#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk
17295/* Legacy defines */
17296#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos USB_OTG_DIEPMSK_XFRCM_Pos
17297#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk USB_OTG_DIEPMSK_XFRCM_Msk
17298#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPMSK_XFRCM
17299#define USB_OTG_DIEPEACHMSK1_EPDM_Pos USB_OTG_DIEPMSK_EPDM_Pos
17300#define USB_OTG_DIEPEACHMSK1_EPDM_Msk USB_OTG_DIEPMSK_EPDM_Msk
17301#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPMSK_EPDM
17302#define USB_OTG_DIEPEACHMSK1_TOM_Pos USB_OTG_DIEPMSK_TOM_Pos
17303#define USB_OTG_DIEPEACHMSK1_TOM_Msk USB_OTG_DIEPMSK_TOM_Msk
17304#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPMSK_TOM
17305#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos USB_OTG_DIEPMSK_ITTXFEMSK_Pos
17306#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Msk
17307#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK
17308#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos USB_OTG_DIEPMSK_INEPNMM_Pos
17309#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk USB_OTG_DIEPMSK_INEPNMM_Msk
17310#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPMSK_INEPNMM
17311#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos USB_OTG_DIEPMSK_INEPNEM_Pos
17312#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk USB_OTG_DIEPMSK_INEPNEM_Pos
17313#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPMSK_INEPNEM
17314#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos USB_OTG_DIEPMSK_TXFURM_Pos
17315#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk USB_OTG_DIEPMSK_TXFURM_Msk
17316#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPMSK_TXFURM
17317#define USB_OTG_DIEPEACHMSK1_BIM_Pos USB_OTG_DIEPMSK_BIM_Pos
17318#define USB_OTG_DIEPEACHMSK1_BIM_Msk USB_OTG_DIEPMSK_BIM_Msk
17319#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPMSK_BIM
17320#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
17321#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
17322#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk
17324/******************** Bit definition for USB_OTG_DOEPMSK register ********************/
17325#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
17326#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
17327#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk
17328#define USB_OTG_DOEPMSK_EPDM_Pos (1U)
17329#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
17330#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk
17331#define USB_OTG_DOEPMSK_STUPM_Pos (3U)
17332#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
17333#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk
17334#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
17335#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
17336#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk
17337#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
17338#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
17339#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk
17340#define USB_OTG_DOEPMSK_OPEM_Pos (8U)
17341#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
17342#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk
17343#define USB_OTG_DOEPMSK_BOIM_Pos (9U)
17344#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
17345#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk
17347/* Legacy defines */
17348#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos USB_OTG_DOEPMSK_XFRCM_Pos
17349#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk USB_OTG_DOEPMSK_XFRCM_Msk
17350#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPMSK_XFRCM
17351#define USB_OTG_DOEPEACHMSK1_EPDM_Pos USB_OTG_DOEPMSK_EPDM_Pos
17352#define USB_OTG_DOEPEACHMSK1_EPDM_Msk USB_OTG_DOEPMSK_EPDM_Msk
17353#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPMSK_EPDM
17354#define USB_OTG_DOEPEACHMSK1_TOM_Pos USB_OTG_DOEPMSK_STUPM_Pos
17355#define USB_OTG_DOEPEACHMSK1_TOM_Msk USB_OTG_DOEPMSK_STUPM_Msk
17356#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPMSK_STUPM
17357#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos USB_OTG_DOEPMSK_OTEPDM_Pos
17358#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk USB_OTG_DOEPMSK_OTEPDM_Msk
17359#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPMSK_OTEPDM
17360#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
17361#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
17362#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
17363#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos USB_OTG_DOEPMSK_B2BSTUP_Pos
17364#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk USB_OTG_DOEPMSK_B2BSTUP_Msk
17365#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPMSK_B2BSTUP
17366#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos USB_OTG_DOEPMSK_OPEM_Pos
17367#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk USB_OTG_DOEPMSK_OPEM_Msk
17368#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPMSK_OPEM
17369#define USB_OTG_DOEPEACHMSK1_BIM_Pos USB_OTG_DOEPMSK_BOIM_Pos
17370#define USB_OTG_DOEPEACHMSK1_BIM_Msk USB_OTG_DOEPMSK_BOIM_Msk
17371#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPMSK_BOIM
17372#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
17373#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
17374#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk
17375#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
17376#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
17377#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk
17378#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
17379#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
17380#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk
17382/******************** Bit definition for USB_OTG_DAINT register ********************/
17383#define USB_OTG_DAINT_IEPINT_Pos (0U)
17384#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
17385#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk
17386#define USB_OTG_DAINT_OEPINT_Pos (16U)
17387#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
17388#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk
17390/******************** Bit definition for USB_OTG_DAINTMSK register ********************/
17391#define USB_OTG_DAINTMSK_IEPM_Pos (0U)
17392#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
17393#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk
17394#define USB_OTG_DAINTMSK_OEPM_Pos (16U)
17395#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
17396#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk
17398/******************** Bit definition for USB_OTG_DVBUSDIS register ********************/
17399#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
17400#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
17401#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk
17403/******************** Bit definition for USB_OTG_DVBUSPULSE register ********************/
17404#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
17405#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
17406#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk
17408/******************** Bit definition for USB_OTG_DTHRCTL register ***************/
17409#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
17410#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
17411#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk
17412#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
17413#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
17414#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk
17415#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
17416#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17417#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk
17418#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17419#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17420#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17421#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17422#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17423#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17424#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17425#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17426#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
17427#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
17428#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
17429#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk
17430#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
17431#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17432#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk
17433#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17434#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17435#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17436#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17437#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17438#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17439#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17440#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17441#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
17442#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
17443#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
17444#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk
17446/******************** Bit definition for USB_OTG_DIEPEMPMSK register ***************/
17447#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
17448#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
17449#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
17451/******************** Bit definition for USB_OTG_DEACHINT register ********************/
17452#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
17453#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
17454#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk
17455#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
17456#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
17457#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk
17459/******************** Bit definition for USB_OTG_DEACHINTMSK register ********************/
17460#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
17461#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
17462#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk
17463#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
17464#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
17465#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk
17467/******************** Bit definition for USB_OTG_DIEPCTL register ********************/
17468#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
17469#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
17470#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk
17471#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
17472#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
17473#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk
17474#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
17475#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
17476#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk
17477#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
17478#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
17479#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk
17480#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
17481#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17482#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk
17483#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17484#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
17485#define USB_OTG_DIEPCTL_STALL_Pos (21U)
17486#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
17487#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk
17488#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
17489#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17490#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk
17491#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17492#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17493#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17494#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
17495#define USB_OTG_DIEPCTL_CNAK_Pos (26U)
17496#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
17497#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk
17498#define USB_OTG_DIEPCTL_SNAK_Pos (27U)
17499#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
17500#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk
17501#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
17502#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
17503#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
17504#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
17505#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
17506#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk
17507#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
17508#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
17509#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk
17510#define USB_OTG_DIEPCTL_EPENA_Pos (31U)
17511#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
17512#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk
17514/******************** Bit definition for USB_OTG_DIEPINT register ********************/
17515#define USB_OTG_DIEPINT_XFRC_Pos (0U)
17516#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
17517#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk
17518#define USB_OTG_DIEPINT_EPDISD_Pos (1U)
17519#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
17520#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk
17521#define USB_OTG_DIEPINT_TOC_Pos (3U)
17522#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
17523#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk
17524#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
17525#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
17526#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk
17527#define USB_OTG_DIEPINT_INEPNE_Pos (6U)
17528#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
17529#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk
17530#define USB_OTG_DIEPINT_TXFE_Pos (7U)
17531#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
17532#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk
17533#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
17534#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
17535#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk
17536#define USB_OTG_DIEPINT_BNA_Pos (9U)
17537#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
17538#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk
17539#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
17540#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
17541#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk
17542#define USB_OTG_DIEPINT_BERR_Pos (12U)
17543#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
17544#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk
17545#define USB_OTG_DIEPINT_NAK_Pos (13U)
17546#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
17547#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk
17549/******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
17550#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
17551#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
17552#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk
17553#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
17554#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
17555#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk
17556#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
17557#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
17558#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk
17560/******************** Bit definition for USB_OTG_DIEPDMA register *********************/
17561#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
17562#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
17563#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk
17565/******************** Bit definition for USB_OTG_DTXFSTS register ********************/
17566#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
17567#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
17568#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk
17570/******************** Bit definition for USB_OTG_DOEPCTL register ********************/
17571#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
17572#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
17573#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk
17574#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
17575#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
17576#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk
17577#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
17578#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
17579#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk
17580#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
17581#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
17582#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
17583#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
17584#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
17585#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk
17586#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
17587#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17588#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk
17589#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17590#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
17591#define USB_OTG_DOEPCTL_SNPM_Pos (20U)
17592#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
17593#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk
17594#define USB_OTG_DOEPCTL_STALL_Pos (21U)
17595#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
17596#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk
17597#define USB_OTG_DOEPCTL_CNAK_Pos (26U)
17598#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
17599#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk
17600#define USB_OTG_DOEPCTL_SNAK_Pos (27U)
17601#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
17602#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk
17603#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
17604#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
17605#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk
17606#define USB_OTG_DOEPCTL_EPENA_Pos (31U)
17607#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
17608#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk
17610/******************** Bit definition for USB_OTG_DOEPINT register ********************/
17611#define USB_OTG_DOEPINT_XFRC_Pos (0U)
17612#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
17613#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk
17614#define USB_OTG_DOEPINT_EPDISD_Pos (1U)
17615#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
17616#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk
17617#define USB_OTG_DOEPINT_STUP_Pos (3U)
17618#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
17619#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk
17620#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
17621#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
17622#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk
17623#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
17624#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
17625#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk
17626#define USB_OTG_DOEPINT_NYET_Pos (14U)
17627#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
17628#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk
17630/******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/
17631#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
17632#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
17633#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk
17634#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
17635#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
17636#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk
17637#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
17638#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17639#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk
17640#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17641#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
17643/******************** Bit definition for USB_OTG_PCGCCTL register ********************/
17644#define USB_OTG_PCGCCTL_STPPCLK_Pos (0U)
17645#define USB_OTG_PCGCCTL_STPPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STPPCLK_Pos)
17646#define USB_OTG_PCGCCTL_STPPCLK USB_OTG_PCGCCTL_STPPCLK_Msk
17647#define USB_OTG_PCGCCTL_GATEHCLK_Pos (1U)
17648#define USB_OTG_PCGCCTL_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATEHCLK_Pos)
17649#define USB_OTG_PCGCCTL_GATEHCLK USB_OTG_PCGCCTL_GATEHCLK_Msk
17650#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
17651#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
17652#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk
17654/* Legacy defines */
17655#define USB_OTG_PCGCCTL_STOPCLK_Pos USB_OTG_PCGCCTL_STPPCLK_Pos
17656#define USB_OTG_PCGCCTL_STOPCLK_Msk USB_OTG_PCGCCTL_STPPCLK_Msk
17657#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STPPCLK
17658#define USB_OTG_PCGCCTL_GATECLK_Pos USB_OTG_PCGCCTL_GATEHCLK_Pos
17659#define USB_OTG_PCGCCTL_GATECLK_Msk USB_OTG_PCGCCTL_GATEHCLK_Msk
17660#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATEHCLK
17661#define USB_OTG_PCGCR_STPPCLK_Pos USB_OTG_PCGCCTL_STPPCLK_Pos
17662#define USB_OTG_PCGCR_STPPCLK_Msk USB_OTG_PCGCCTL_STPPCLK_Msk
17663#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCCTL_STPPCLK
17664#define USB_OTG_PCGCR_GATEHCLK_Pos USB_OTG_PCGCCTL_GATEHCLK_Pos
17665#define USB_OTG_PCGCR_GATEHCLK_Msk USB_OTG_PCGCCTL_GATEHCLK_Msk
17666#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCCTL_GATEHCLK
17667#define USB_OTG_PCGCR_PHYSUSP_Pos USB_OTG_PCGCCTL_PHYSUSP_Pos
17668#define USB_OTG_PCGCR_PHYSUSP_Msk USB_OTG_PCGCCTL_PHYSUSP_Msk
17669#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP
17670#define USB_OTG_GHWCFG3_LPMMode_Pos (14U)
17671#define USB_OTG_GHWCFG3_LPMMode_Msk (0x1UL << USB_OTG_GHWCFG3_LPMMode_Pos)
17672#define USB_OTG_GHWCFG3_LPMMode USB_OTG_GHWCFG3_LPMMode_Msk /* LPM mode specified for Mode of Operation */
17673#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
17674#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
17675#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk
17676#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17677#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17678#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17679#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17680#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17681#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17682#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
17683#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
17684#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
17685#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk
17686#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17687#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17688#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17689#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17690#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17691#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17692#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
17693#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
17694#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17695#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk
17696#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17697#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
17698#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
17699#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
17700#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk
17701#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
17702#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
17703#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk
17718/******************************* ADC Instances ********************************/
17719#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
17720 ((INSTANCE) == ADC2) || \
17721 ((INSTANCE) == ADC3))
17722
17723#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
17724
17725#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
17726
17727/******************************** CAN Instances ******************************/
17728#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)
17729
17730/******************************** COMP Instances ******************************/
17731#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
17732 ((INSTANCE) == COMP2))
17733
17734#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)
17735
17736/******************** COMP Instances with window mode capability **************/
17737#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)
17738
17739/******************************* CRC Instances ********************************/
17740#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
17741
17742/******************************* DAC Instances ********************************/
17743#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
17744
17745/****************************** DFSDM Instances *******************************/
17746#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
17747 ((INSTANCE) == DFSDM1_Filter1) || \
17748 ((INSTANCE) == DFSDM1_Filter2) || \
17749 ((INSTANCE) == DFSDM1_Filter3))
17750
17751#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
17752 ((INSTANCE) == DFSDM1_Channel1) || \
17753 ((INSTANCE) == DFSDM1_Channel2) || \
17754 ((INSTANCE) == DFSDM1_Channel3) || \
17755 ((INSTANCE) == DFSDM1_Channel4) || \
17756 ((INSTANCE) == DFSDM1_Channel5) || \
17757 ((INSTANCE) == DFSDM1_Channel6) || \
17758 ((INSTANCE) == DFSDM1_Channel7))
17759
17760/******************************** DMA Instances *******************************/
17761#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
17762 ((INSTANCE) == DMA1_Channel2) || \
17763 ((INSTANCE) == DMA1_Channel3) || \
17764 ((INSTANCE) == DMA1_Channel4) || \
17765 ((INSTANCE) == DMA1_Channel5) || \
17766 ((INSTANCE) == DMA1_Channel6) || \
17767 ((INSTANCE) == DMA1_Channel7) || \
17768 ((INSTANCE) == DMA2_Channel1) || \
17769 ((INSTANCE) == DMA2_Channel2) || \
17770 ((INSTANCE) == DMA2_Channel3) || \
17771 ((INSTANCE) == DMA2_Channel4) || \
17772 ((INSTANCE) == DMA2_Channel5) || \
17773 ((INSTANCE) == DMA2_Channel6) || \
17774 ((INSTANCE) == DMA2_Channel7))
17775
17776/******************************* GPIO Instances *******************************/
17777#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
17778 ((INSTANCE) == GPIOB) || \
17779 ((INSTANCE) == GPIOC) || \
17780 ((INSTANCE) == GPIOD) || \
17781 ((INSTANCE) == GPIOE) || \
17782 ((INSTANCE) == GPIOF) || \
17783 ((INSTANCE) == GPIOG) || \
17784 ((INSTANCE) == GPIOH))
17785
17786/******************************* GPIO AF Instances ****************************/
17787/* On L4, all GPIO Bank support AF */
17788#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
17789
17790/**************************** GPIO Lock Instances *****************************/
17791/* On L4, all GPIO Bank support the Lock mechanism */
17792#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
17793
17794/******************************** I2C Instances *******************************/
17795#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
17796 ((INSTANCE) == I2C2) || \
17797 ((INSTANCE) == I2C3))
17798
17799/****************** I2C Instances : wakeup capability from stop modes *********/
17800#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)
17801
17802/******************************* HCD Instances *******************************/
17803#define IS_HCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_FS)
17804
17805/****************************** OPAMP Instances *******************************/
17806#define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \
17807 ((INSTANCE) == OPAMP2))
17808
17809#define IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON)
17810
17811/******************************* PCD Instances *******************************/
17812#define IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_FS)
17813
17814/******************************* QSPI Instances *******************************/
17815#define IS_QSPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == QUADSPI)
17816
17817/******************************* RNG Instances ********************************/
17818#define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
17819
17820/****************************** RTC Instances *********************************/
17821#define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
17822
17823/******************************** SAI Instances *******************************/
17824#define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || \
17825 ((INSTANCE) == SAI1_Block_B) || \
17826 ((INSTANCE) == SAI2_Block_A) || \
17827 ((INSTANCE) == SAI2_Block_B))
17828
17829/****************************** SDMMC Instances *******************************/
17830#define IS_SDMMC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDMMC1)
17831
17832/****************************** SMBUS Instances *******************************/
17833#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
17834 ((INSTANCE) == I2C2) || \
17835 ((INSTANCE) == I2C3))
17836
17837/******************************** SPI Instances *******************************/
17838#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
17839 ((INSTANCE) == SPI2) || \
17840 ((INSTANCE) == SPI3))
17841
17842/******************************** SWPMI Instances *****************************/
17843#define IS_SWPMI_INSTANCE(INSTANCE) ((INSTANCE) == SWPMI1)
17844
17845/****************** LPTIM Instances : All supported instances *****************/
17846#define IS_LPTIM_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || \
17847 ((INSTANCE) == LPTIM2))
17848
17849/****************** LPTIM Instances : supporting the encoder mode *************/
17850#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)
17851
17852/****************** TIM Instances : All supported instances *******************/
17853#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17854 ((INSTANCE) == TIM2) || \
17855 ((INSTANCE) == TIM3) || \
17856 ((INSTANCE) == TIM4) || \
17857 ((INSTANCE) == TIM5) || \
17858 ((INSTANCE) == TIM6) || \
17859 ((INSTANCE) == TIM7) || \
17860 ((INSTANCE) == TIM8) || \
17861 ((INSTANCE) == TIM15) || \
17862 ((INSTANCE) == TIM16) || \
17863 ((INSTANCE) == TIM17))
17864
17865/****************** TIM Instances : supporting 32 bits counter ****************/
17866#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
17867 ((INSTANCE) == TIM5))
17868
17869/****************** TIM Instances : supporting the break function *************/
17870#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17871 ((INSTANCE) == TIM8) || \
17872 ((INSTANCE) == TIM15) || \
17873 ((INSTANCE) == TIM16) || \
17874 ((INSTANCE) == TIM17))
17875
17876/************** TIM Instances : supporting Break source selection *************/
17877#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17878 ((INSTANCE) == TIM8) || \
17879 ((INSTANCE) == TIM15) || \
17880 ((INSTANCE) == TIM16) || \
17881 ((INSTANCE) == TIM17))
17882
17883/****************** TIM Instances : supporting 2 break inputs *****************/
17884#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17885 ((INSTANCE) == TIM8))
17886
17887/************* TIM Instances : at least 1 capture/compare channel *************/
17888#define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17889 ((INSTANCE) == TIM2) || \
17890 ((INSTANCE) == TIM3) || \
17891 ((INSTANCE) == TIM4) || \
17892 ((INSTANCE) == TIM5) || \
17893 ((INSTANCE) == TIM8) || \
17894 ((INSTANCE) == TIM15) || \
17895 ((INSTANCE) == TIM16) || \
17896 ((INSTANCE) == TIM17))
17897
17898/************ TIM Instances : at least 2 capture/compare channels *************/
17899#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17900 ((INSTANCE) == TIM2) || \
17901 ((INSTANCE) == TIM3) || \
17902 ((INSTANCE) == TIM4) || \
17903 ((INSTANCE) == TIM5) || \
17904 ((INSTANCE) == TIM8) || \
17905 ((INSTANCE) == TIM15))
17906
17907/************ TIM Instances : at least 3 capture/compare channels *************/
17908#define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17909 ((INSTANCE) == TIM2) || \
17910 ((INSTANCE) == TIM3) || \
17911 ((INSTANCE) == TIM4) || \
17912 ((INSTANCE) == TIM5) || \
17913 ((INSTANCE) == TIM8))
17914
17915/************ TIM Instances : at least 4 capture/compare channels *************/
17916#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17917 ((INSTANCE) == TIM2) || \
17918 ((INSTANCE) == TIM3) || \
17919 ((INSTANCE) == TIM4) || \
17920 ((INSTANCE) == TIM5) || \
17921 ((INSTANCE) == TIM8))
17922
17923/****************** TIM Instances : at least 5 capture/compare channels *******/
17924#define IS_TIM_CC5_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17925 ((INSTANCE) == TIM8))
17926
17927/****************** TIM Instances : at least 6 capture/compare channels *******/
17928#define IS_TIM_CC6_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17929 ((INSTANCE) == TIM8))
17930
17931/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
17932#define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17933 ((INSTANCE) == TIM8) || \
17934 ((INSTANCE) == TIM15) || \
17935 ((INSTANCE) == TIM16) || \
17936 ((INSTANCE) == TIM17))
17937
17938/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
17939#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17940 ((INSTANCE) == TIM2) || \
17941 ((INSTANCE) == TIM3) || \
17942 ((INSTANCE) == TIM4) || \
17943 ((INSTANCE) == TIM5) || \
17944 ((INSTANCE) == TIM6) || \
17945 ((INSTANCE) == TIM7) || \
17946 ((INSTANCE) == TIM8) || \
17947 ((INSTANCE) == TIM15) || \
17948 ((INSTANCE) == TIM16) || \
17949 ((INSTANCE) == TIM17))
17950
17951/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
17952#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17953 ((INSTANCE) == TIM2) || \
17954 ((INSTANCE) == TIM3) || \
17955 ((INSTANCE) == TIM4) || \
17956 ((INSTANCE) == TIM5) || \
17957 ((INSTANCE) == TIM8) || \
17958 ((INSTANCE) == TIM15) || \
17959 ((INSTANCE) == TIM16) || \
17960 ((INSTANCE) == TIM17))
17961
17962/******************** TIM Instances : DMA burst feature ***********************/
17963#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
17964 ((INSTANCE) == TIM2) || \
17965 ((INSTANCE) == TIM3) || \
17966 ((INSTANCE) == TIM4) || \
17967 ((INSTANCE) == TIM5) || \
17968 ((INSTANCE) == TIM8) || \
17969 ((INSTANCE) == TIM15) || \
17970 ((INSTANCE) == TIM16) || \
17971 ((INSTANCE) == TIM17))
17972
17973/******************* TIM Instances : output(s) available **********************/
17974#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
17975 ((((INSTANCE) == TIM1) && \
17976 (((CHANNEL) == TIM_CHANNEL_1) || \
17977 ((CHANNEL) == TIM_CHANNEL_2) || \
17978 ((CHANNEL) == TIM_CHANNEL_3) || \
17979 ((CHANNEL) == TIM_CHANNEL_4) || \
17980 ((CHANNEL) == TIM_CHANNEL_5) || \
17981 ((CHANNEL) == TIM_CHANNEL_6))) \
17982 || \
17983 (((INSTANCE) == TIM2) && \
17984 (((CHANNEL) == TIM_CHANNEL_1) || \
17985 ((CHANNEL) == TIM_CHANNEL_2) || \
17986 ((CHANNEL) == TIM_CHANNEL_3) || \
17987 ((CHANNEL) == TIM_CHANNEL_4))) \
17988 || \
17989 (((INSTANCE) == TIM3) && \
17990 (((CHANNEL) == TIM_CHANNEL_1) || \
17991 ((CHANNEL) == TIM_CHANNEL_2) || \
17992 ((CHANNEL) == TIM_CHANNEL_3) || \
17993 ((CHANNEL) == TIM_CHANNEL_4))) \
17994 || \
17995 (((INSTANCE) == TIM4) && \
17996 (((CHANNEL) == TIM_CHANNEL_1) || \
17997 ((CHANNEL) == TIM_CHANNEL_2) || \
17998 ((CHANNEL) == TIM_CHANNEL_3) || \
17999 ((CHANNEL) == TIM_CHANNEL_4))) \
18000 || \
18001 (((INSTANCE) == TIM5) && \
18002 (((CHANNEL) == TIM_CHANNEL_1) || \
18003 ((CHANNEL) == TIM_CHANNEL_2) || \
18004 ((CHANNEL) == TIM_CHANNEL_3) || \
18005 ((CHANNEL) == TIM_CHANNEL_4))) \
18006 || \
18007 (((INSTANCE) == TIM8) && \
18008 (((CHANNEL) == TIM_CHANNEL_1) || \
18009 ((CHANNEL) == TIM_CHANNEL_2) || \
18010 ((CHANNEL) == TIM_CHANNEL_3) || \
18011 ((CHANNEL) == TIM_CHANNEL_4) || \
18012 ((CHANNEL) == TIM_CHANNEL_5) || \
18013 ((CHANNEL) == TIM_CHANNEL_6))) \
18014 || \
18015 (((INSTANCE) == TIM15) && \
18016 (((CHANNEL) == TIM_CHANNEL_1) || \
18017 ((CHANNEL) == TIM_CHANNEL_2))) \
18018 || \
18019 (((INSTANCE) == TIM16) && \
18020 (((CHANNEL) == TIM_CHANNEL_1))) \
18021 || \
18022 (((INSTANCE) == TIM17) && \
18023 (((CHANNEL) == TIM_CHANNEL_1))))
18024
18025/****************** TIM Instances : supporting complementary output(s) ********/
18026#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
18027 ((((INSTANCE) == TIM1) && \
18028 (((CHANNEL) == TIM_CHANNEL_1) || \
18029 ((CHANNEL) == TIM_CHANNEL_2) || \
18030 ((CHANNEL) == TIM_CHANNEL_3))) \
18031 || \
18032 (((INSTANCE) == TIM8) && \
18033 (((CHANNEL) == TIM_CHANNEL_1) || \
18034 ((CHANNEL) == TIM_CHANNEL_2) || \
18035 ((CHANNEL) == TIM_CHANNEL_3))) \
18036 || \
18037 (((INSTANCE) == TIM15) && \
18038 ((CHANNEL) == TIM_CHANNEL_1)) \
18039 || \
18040 (((INSTANCE) == TIM16) && \
18041 ((CHANNEL) == TIM_CHANNEL_1)) \
18042 || \
18043 (((INSTANCE) == TIM17) && \
18044 ((CHANNEL) == TIM_CHANNEL_1)))
18045
18046/****************** TIM Instances : supporting clock division *****************/
18047#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18048 ((INSTANCE) == TIM2) || \
18049 ((INSTANCE) == TIM3) || \
18050 ((INSTANCE) == TIM4) || \
18051 ((INSTANCE) == TIM5) || \
18052 ((INSTANCE) == TIM8) || \
18053 ((INSTANCE) == TIM15) || \
18054 ((INSTANCE) == TIM16) || \
18055 ((INSTANCE) == TIM17))
18056
18057/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
18058#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18059 ((INSTANCE) == TIM2) || \
18060 ((INSTANCE) == TIM3) || \
18061 ((INSTANCE) == TIM4) || \
18062 ((INSTANCE) == TIM5) || \
18063 ((INSTANCE) == TIM8) || \
18064 ((INSTANCE) == TIM15))
18065
18066/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
18067#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18068 ((INSTANCE) == TIM2) || \
18069 ((INSTANCE) == TIM3) || \
18070 ((INSTANCE) == TIM4) || \
18071 ((INSTANCE) == TIM5) || \
18072 ((INSTANCE) == TIM8))
18073
18074/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
18075#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18076 ((INSTANCE) == TIM2) || \
18077 ((INSTANCE) == TIM3) || \
18078 ((INSTANCE) == TIM4) || \
18079 ((INSTANCE) == TIM5) || \
18080 ((INSTANCE) == TIM8) || \
18081 ((INSTANCE) == TIM15))
18082
18083/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
18084#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18085 ((INSTANCE) == TIM2) || \
18086 ((INSTANCE) == TIM3) || \
18087 ((INSTANCE) == TIM4) || \
18088 ((INSTANCE) == TIM5) || \
18089 ((INSTANCE) == TIM8) || \
18090 ((INSTANCE) == TIM15))
18091
18092/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
18093#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18094 ((INSTANCE) == TIM8))
18095
18096/****************** TIM Instances : supporting commutation event generation ***/
18097#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18098 ((INSTANCE) == TIM8) || \
18099 ((INSTANCE) == TIM15) || \
18100 ((INSTANCE) == TIM16) || \
18101 ((INSTANCE) == TIM17))
18102
18103/****************** TIM Instances : supporting counting mode selection ********/
18104#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18105 ((INSTANCE) == TIM2) || \
18106 ((INSTANCE) == TIM3) || \
18107 ((INSTANCE) == TIM4) || \
18108 ((INSTANCE) == TIM5) || \
18109 ((INSTANCE) == TIM8))
18110
18111/****************** TIM Instances : supporting encoder interface **************/
18112#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18113 ((INSTANCE) == TIM2) || \
18114 ((INSTANCE) == TIM3) || \
18115 ((INSTANCE) == TIM4) || \
18116 ((INSTANCE) == TIM5) || \
18117 ((INSTANCE) == TIM8))
18118
18119/****************** TIM Instances : supporting Hall sensor interface **********/
18120#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18121 ((INSTANCE) == TIM2) || \
18122 ((INSTANCE) == TIM3) || \
18123 ((INSTANCE) == TIM4) || \
18124 ((INSTANCE) == TIM5) || \
18125 ((INSTANCE) == TIM8))
18126
18127/**************** TIM Instances : external trigger input available ************/
18128#define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18129 ((INSTANCE) == TIM2) || \
18130 ((INSTANCE) == TIM3) || \
18131 ((INSTANCE) == TIM4) || \
18132 ((INSTANCE) == TIM5) || \
18133 ((INSTANCE) == TIM8))
18134
18135/************* TIM Instances : supporting ETR source selection ***************/
18136#define IS_TIM_ETRSEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18137 ((INSTANCE) == TIM2) || \
18138 ((INSTANCE) == TIM3) || \
18139 ((INSTANCE) == TIM8))
18140
18141/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
18142#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18143 ((INSTANCE) == TIM2) || \
18144 ((INSTANCE) == TIM3) || \
18145 ((INSTANCE) == TIM4) || \
18146 ((INSTANCE) == TIM5) || \
18147 ((INSTANCE) == TIM6) || \
18148 ((INSTANCE) == TIM7) || \
18149 ((INSTANCE) == TIM8) || \
18150 ((INSTANCE) == TIM15))
18151
18152/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
18153#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18154 ((INSTANCE) == TIM2) || \
18155 ((INSTANCE) == TIM3) || \
18156 ((INSTANCE) == TIM4) || \
18157 ((INSTANCE) == TIM5) || \
18158 ((INSTANCE) == TIM8) || \
18159 ((INSTANCE) == TIM15))
18160
18161/****************** TIM Instances : supporting OCxREF clear *******************/
18162#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18163 ((INSTANCE) == TIM2) || \
18164 ((INSTANCE) == TIM3) || \
18165 ((INSTANCE) == TIM4) || \
18166 ((INSTANCE) == TIM5) || \
18167 ((INSTANCE) == TIM8))
18168
18169/****************** TIM Instances : remapping capability **********************/
18170#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18171 ((INSTANCE) == TIM2) || \
18172 ((INSTANCE) == TIM3) || \
18173 ((INSTANCE) == TIM8) || \
18174 ((INSTANCE) == TIM15) || \
18175 ((INSTANCE) == TIM16) || \
18176 ((INSTANCE) == TIM17))
18177
18178/****************** TIM Instances : supporting repetition counter *************/
18179#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18180 ((INSTANCE) == TIM8) || \
18181 ((INSTANCE) == TIM15) || \
18182 ((INSTANCE) == TIM16) || \
18183 ((INSTANCE) == TIM17))
18184
18185/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
18186#define IS_TIM_TRGO2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18187 ((INSTANCE) == TIM8))
18188
18189/******************* TIM Instances : Timer input XOR function *****************/
18190#define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18191 ((INSTANCE) == TIM2) || \
18192 ((INSTANCE) == TIM3) || \
18193 ((INSTANCE) == TIM4) || \
18194 ((INSTANCE) == TIM5) || \
18195 ((INSTANCE) == TIM8) || \
18196 ((INSTANCE) == TIM15))
18197
18198/****************** TIM Instances : Advanced timer instances *******************/
18199#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
18200 ((INSTANCE) == TIM8))
18201
18202/****************************** TSC Instances *********************************/
18203#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)
18204
18205/******************** USART Instances : Synchronous mode **********************/
18206#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18207 ((INSTANCE) == USART2) || \
18208 ((INSTANCE) == USART3))
18209
18210/******************** UART Instances : Asynchronous mode **********************/
18211#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18212 ((INSTANCE) == USART2) || \
18213 ((INSTANCE) == USART3) || \
18214 ((INSTANCE) == UART4) || \
18215 ((INSTANCE) == UART5))
18216
18217/****************** UART Instances : Auto Baud Rate detection ****************/
18218#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18219 ((INSTANCE) == USART2) || \
18220 ((INSTANCE) == USART3) || \
18221 ((INSTANCE) == UART4) || \
18222 ((INSTANCE) == UART5))
18223
18224/****************** UART Instances : Driver Enable *****************/
18225#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18226 ((INSTANCE) == USART2) || \
18227 ((INSTANCE) == USART3) || \
18228 ((INSTANCE) == UART4) || \
18229 ((INSTANCE) == UART5) || \
18230 ((INSTANCE) == LPUART1))
18231
18232/******************** UART Instances : Half-Duplex mode **********************/
18233#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18234 ((INSTANCE) == USART2) || \
18235 ((INSTANCE) == USART3) || \
18236 ((INSTANCE) == UART4) || \
18237 ((INSTANCE) == UART5) || \
18238 ((INSTANCE) == LPUART1))
18239
18240/****************** UART Instances : Hardware Flow control ********************/
18241#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18242 ((INSTANCE) == USART2) || \
18243 ((INSTANCE) == USART3) || \
18244 ((INSTANCE) == UART4) || \
18245 ((INSTANCE) == UART5) || \
18246 ((INSTANCE) == LPUART1))
18247
18248/******************** UART Instances : LIN mode **********************/
18249#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18250 ((INSTANCE) == USART2) || \
18251 ((INSTANCE) == USART3) || \
18252 ((INSTANCE) == UART4) || \
18253 ((INSTANCE) == UART5))
18254
18255/******************** UART Instances : Wake-up from Stop mode **********************/
18256#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18257 ((INSTANCE) == USART2) || \
18258 ((INSTANCE) == USART3) || \
18259 ((INSTANCE) == UART4) || \
18260 ((INSTANCE) == UART5) || \
18261 ((INSTANCE) == LPUART1))
18262
18263/*********************** UART Instances : IRDA mode ***************************/
18264#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18265 ((INSTANCE) == USART2) || \
18266 ((INSTANCE) == USART3) || \
18267 ((INSTANCE) == UART4) || \
18268 ((INSTANCE) == UART5))
18269
18270/********************* USART Instances : Smard card mode ***********************/
18271#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
18272 ((INSTANCE) == USART2) || \
18273 ((INSTANCE) == USART3))
18274
18275/******************** LPUART Instance *****************************************/
18276#define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)
18277
18278/****************************** IWDG Instances ********************************/
18279#define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
18280
18281/****************************** WWDG Instances ********************************/
18282#define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
18283
18289/******************************************************************************/
18290/* For a painless codes migration between the STM32L4xx device product */
18291/* lines, the aliases defined below are put in place to overcome the */
18292/* differences in the interrupt handlers and IRQn definitions. */
18293/* No need to update developed interrupt code when moving across */
18294/* product lines within the same STM32L4 Family */
18295/******************************************************************************/
18296
18297/* Aliases for __IRQn */
18298#define TIM6_IRQn TIM6_DAC_IRQn
18299#define ADC1_IRQn ADC1_2_IRQn
18300#define TIM1_TRG_COM_IRQn TIM1_TRG_COM_TIM17_IRQn
18301#define TIM8_IRQn TIM8_UP_IRQn
18302#define HASH_RNG_IRQn RNG_IRQn
18303#define DFSDM0_IRQn DFSDM1_FLT0_IRQn
18304#define DFSDM1_IRQn DFSDM1_FLT1_IRQn
18305#define DFSDM2_IRQn DFSDM1_FLT2_IRQn
18306#define DFSDM3_IRQn DFSDM1_FLT3_IRQn
18307
18308/* Aliases for __IRQHandler */
18309#define TIM6_IRQHandler TIM6_DAC_IRQHandler
18310#define ADC1_IRQHandler ADC1_2_IRQHandler
18311#define TIM1_TRG_COM_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler
18312#define TIM8_IRQHandler TIM8_UP_IRQHandler
18313#define HASH_RNG_IRQHandler RNG_IRQHandler
18314#define DFSDM0_IRQHandler DFSDM1_FLT0_IRQHandler
18315#define DFSDM1_IRQHandler DFSDM1_FLT1_IRQHandler
18316#define DFSDM2_IRQHandler DFSDM1_FLT2_IRQHandler
18317#define DFSDM3_IRQHandler DFSDM1_FLT3_IRQHandler
18318
18319#ifdef __cplusplus
18320}
18321#endif /* __cplusplus */
18322
18323#endif /* __STM32L475xx_H */
18324
18333/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
__IO
#define __IO
Definition: core_armv81mml.h:277
__I
#define __I
Definition: core_armv81mml.h:274
core_cm4.h
CMSIS Cortex-M4 Core Peripheral Access Layer Header File.
IRQn_Type
IRQn_Type
STM32L4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...
Definition: stm32l475xx.h:67
TIM8_TRG_COM_IRQn
@ TIM8_TRG_COM_IRQn
Definition: stm32l475xx.h:124
PendSV_IRQn
@ PendSV_IRQn
Definition: stm32l475xx.h:76
EXTI2_IRQn
@ EXTI2_IRQn
Definition: stm32l475xx.h:87
DMA2_Channel4_IRQn
@ DMA2_Channel4_IRQn
Definition: stm32l475xx.h:138
CAN1_SCE_IRQn
@ CAN1_SCE_IRQn
Definition: stm32l475xx.h:101
RTC_WKUP_IRQn
@ RTC_WKUP_IRQn
Definition: stm32l475xx.h:82
ADC1_2_IRQn
@ ADC1_2_IRQn
Definition: stm32l475xx.h:97
DMA1_Channel2_IRQn
@ DMA1_Channel2_IRQn
Definition: stm32l475xx.h:91
I2C1_ER_IRQn
@ I2C1_ER_IRQn
Definition: stm32l475xx.h:111
I2C2_EV_IRQn
@ I2C2_EV_IRQn
Definition: stm32l475xx.h:112
MemoryManagement_IRQn
@ MemoryManagement_IRQn
Definition: stm32l475xx.h:71
SAI1_IRQn
@ SAI1_IRQn
Definition: stm32l475xx.h:153
TIM4_IRQn
@ TIM4_IRQn
Definition: stm32l475xx.h:109
TIM2_IRQn
@ TIM2_IRQn
Definition: stm32l475xx.h:107
DMA1_Channel1_IRQn
@ DMA1_Channel1_IRQn
Definition: stm32l475xx.h:90
DMA1_Channel3_IRQn
@ DMA1_Channel3_IRQn
Definition: stm32l475xx.h:92
USART2_IRQn
@ USART2_IRQn
Definition: stm32l475xx.h:117
DMA2_Channel7_IRQn
@ DMA2_Channel7_IRQn
Definition: stm32l475xx.h:148
SVCall_IRQn
@ SVCall_IRQn
Definition: stm32l475xx.h:74
SPI3_IRQn
@ SPI3_IRQn
Definition: stm32l475xx.h:130
SPI2_IRQn
@ SPI2_IRQn
Definition: stm32l475xx.h:115
TIM7_IRQn
@ TIM7_IRQn
Definition: stm32l475xx.h:134
RCC_IRQn
@ RCC_IRQn
Definition: stm32l475xx.h:84
ADC3_IRQn
@ ADC3_IRQn
Definition: stm32l475xx.h:126
LPTIM2_IRQn
@ LPTIM2_IRQn
Definition: stm32l475xx.h:145
TIM1_TRG_COM_TIM17_IRQn
@ TIM1_TRG_COM_TIM17_IRQn
Definition: stm32l475xx.h:105
TIM6_DAC_IRQn
@ TIM6_DAC_IRQn
Definition: stm32l475xx.h:133
I2C2_ER_IRQn
@ I2C2_ER_IRQn
Definition: stm32l475xx.h:113
QUADSPI_IRQn
@ QUADSPI_IRQn
Definition: stm32l475xx.h:150
DFSDM1_FLT0_IRQn
@ DFSDM1_FLT0_IRQn
Definition: stm32l475xx.h:140
TIM8_CC_IRQn
@ TIM8_CC_IRQn
Definition: stm32l475xx.h:125
DMA1_Channel7_IRQn
@ DMA1_Channel7_IRQn
Definition: stm32l475xx.h:96
UsageFault_IRQn
@ UsageFault_IRQn
Definition: stm32l475xx.h:73
SysTick_IRQn
@ SysTick_IRQn
Definition: stm32l475xx.h:77
I2C3_ER_IRQn
@ I2C3_ER_IRQn
Definition: stm32l475xx.h:152
DFSDM1_FLT3_IRQn
@ DFSDM1_FLT3_IRQn
Definition: stm32l475xx.h:121
I2C3_EV_IRQn
@ I2C3_EV_IRQn
Definition: stm32l475xx.h:151
BusFault_IRQn
@ BusFault_IRQn
Definition: stm32l475xx.h:72
DMA2_Channel6_IRQn
@ DMA2_Channel6_IRQn
Definition: stm32l475xx.h:147
TIM1_BRK_TIM15_IRQn
@ TIM1_BRK_TIM15_IRQn
Definition: stm32l475xx.h:103
DebugMonitor_IRQn
@ DebugMonitor_IRQn
Definition: stm32l475xx.h:75
RNG_IRQn
@ RNG_IRQn
Definition: stm32l475xx.h:157
FLASH_IRQn
@ FLASH_IRQn
Definition: stm32l475xx.h:83
SWPMI1_IRQn
@ SWPMI1_IRQn
Definition: stm32l475xx.h:155
WWDG_IRQn
@ WWDG_IRQn
Definition: stm32l475xx.h:79
I2C1_EV_IRQn
@ I2C1_EV_IRQn
Definition: stm32l475xx.h:110
TIM3_IRQn
@ TIM3_IRQn
Definition: stm32l475xx.h:108
CAN1_TX_IRQn
@ CAN1_TX_IRQn
Definition: stm32l475xx.h:98
SDMMC1_IRQn
@ SDMMC1_IRQn
Definition: stm32l475xx.h:128
EXTI15_10_IRQn
@ EXTI15_10_IRQn
Definition: stm32l475xx.h:119
EXTI9_5_IRQn
@ EXTI9_5_IRQn
Definition: stm32l475xx.h:102
LPTIM1_IRQn
@ LPTIM1_IRQn
Definition: stm32l475xx.h:144
OTG_FS_IRQn
@ OTG_FS_IRQn
Definition: stm32l475xx.h:146
FPU_IRQn
@ FPU_IRQn
Definition: stm32l475xx.h:158
DMA1_Channel6_IRQn
@ DMA1_Channel6_IRQn
Definition: stm32l475xx.h:95
SPI1_IRQn
@ SPI1_IRQn
Definition: stm32l475xx.h:114
DFSDM1_FLT2_IRQn
@ DFSDM1_FLT2_IRQn
Definition: stm32l475xx.h:142
HardFault_IRQn
@ HardFault_IRQn
Definition: stm32l475xx.h:70
FMC_IRQn
@ FMC_IRQn
Definition: stm32l475xx.h:127
EXTI0_IRQn
@ EXTI0_IRQn
Definition: stm32l475xx.h:85
CAN1_RX0_IRQn
@ CAN1_RX0_IRQn
Definition: stm32l475xx.h:99
EXTI4_IRQn
@ EXTI4_IRQn
Definition: stm32l475xx.h:89
SAI2_IRQn
@ SAI2_IRQn
Definition: stm32l475xx.h:154
DMA2_Channel1_IRQn
@ DMA2_Channel1_IRQn
Definition: stm32l475xx.h:135
DMA1_Channel5_IRQn
@ DMA1_Channel5_IRQn
Definition: stm32l475xx.h:94
TAMP_STAMP_IRQn
@ TAMP_STAMP_IRQn
Definition: stm32l475xx.h:81
TIM8_BRK_IRQn
@ TIM8_BRK_IRQn
Definition: stm32l475xx.h:122
DMA2_Channel5_IRQn
@ DMA2_Channel5_IRQn
Definition: stm32l475xx.h:139
UART5_IRQn
@ UART5_IRQn
Definition: stm32l475xx.h:132
DMA2_Channel2_IRQn
@ DMA2_Channel2_IRQn
Definition: stm32l475xx.h:136
TIM1_UP_TIM16_IRQn
@ TIM1_UP_TIM16_IRQn
Definition: stm32l475xx.h:104
USART1_IRQn
@ USART1_IRQn
Definition: stm32l475xx.h:116
COMP_IRQn
@ COMP_IRQn
Definition: stm32l475xx.h:143
DMA2_Channel3_IRQn
@ DMA2_Channel3_IRQn
Definition: stm32l475xx.h:137
EXTI3_IRQn
@ EXTI3_IRQn
Definition: stm32l475xx.h:88
NonMaskableInt_IRQn
@ NonMaskableInt_IRQn
Definition: stm32l475xx.h:69
UART4_IRQn
@ UART4_IRQn
Definition: stm32l475xx.h:131
PVD_PVM_IRQn
@ PVD_PVM_IRQn
Definition: stm32l475xx.h:80
DMA1_Channel4_IRQn
@ DMA1_Channel4_IRQn
Definition: stm32l475xx.h:93
EXTI1_IRQn
@ EXTI1_IRQn
Definition: stm32l475xx.h:86
TIM5_IRQn
@ TIM5_IRQn
Definition: stm32l475xx.h:129
TIM8_UP_IRQn
@ TIM8_UP_IRQn
Definition: stm32l475xx.h:123
TIM1_CC_IRQn
@ TIM1_CC_IRQn
Definition: stm32l475xx.h:106
LPUART1_IRQn
@ LPUART1_IRQn
Definition: stm32l475xx.h:149
CAN1_RX1_IRQn
@ CAN1_RX1_IRQn
Definition: stm32l475xx.h:100
USART3_IRQn
@ USART3_IRQn
Definition: stm32l475xx.h:118
TSC_IRQn
@ TSC_IRQn
Definition: stm32l475xx.h:156
RTC_Alarm_IRQn
@ RTC_Alarm_IRQn
Definition: stm32l475xx.h:120
DFSDM1_FLT1_IRQn
@ DFSDM1_FLT1_IRQn
Definition: stm32l475xx.h:141
ADC_Common_TypeDef
Definition: stm32l475xx.h:220
ADC_Common_TypeDef::RESERVED
uint32_t RESERVED
Definition: stm32l475xx.h:222
ADC_Common_TypeDef::CCR
__IO uint32_t CCR
Definition: stm32l475xx.h:223
ADC_Common_TypeDef::CDR
__IO uint32_t CDR
Definition: stm32l475xx.h:224
ADC_Common_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:221
ADC_TypeDef
Analog to Digital Converter.
Definition: stm32l475xx.h:178
ADC_TypeDef::JDR1
__IO uint32_t JDR1
Definition: stm32l475xx.h:205
ADC_TypeDef::CFGR
__IO uint32_t CFGR
Definition: stm32l475xx.h:182
ADC_TypeDef::TR2
__IO uint32_t TR2
Definition: stm32l475xx.h:188
ADC_TypeDef::SQR1
__IO uint32_t SQR1
Definition: stm32l475xx.h:191
ADC_TypeDef::JDR3
__IO uint32_t JDR3
Definition: stm32l475xx.h:207
ADC_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:195
ADC_TypeDef::OFR1
__IO uint32_t OFR1
Definition: stm32l475xx.h:200
ADC_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:190
ADC_TypeDef::IER
__IO uint32_t IER
Definition: stm32l475xx.h:180
ADC_TypeDef::OFR3
__IO uint32_t OFR3
Definition: stm32l475xx.h:202
ADC_TypeDef::SMPR2
__IO uint32_t SMPR2
Definition: stm32l475xx.h:185
ADC_TypeDef::JSQR
__IO uint32_t JSQR
Definition: stm32l475xx.h:198
ADC_TypeDef::OFR2
__IO uint32_t OFR2
Definition: stm32l475xx.h:201
ADC_TypeDef::TR1
__IO uint32_t TR1
Definition: stm32l475xx.h:187
ADC_TypeDef::JDR4
__IO uint32_t JDR4
Definition: stm32l475xx.h:208
ADC_TypeDef::SQR4
__IO uint32_t SQR4
Definition: stm32l475xx.h:194
ADC_TypeDef::SQR3
__IO uint32_t SQR3
Definition: stm32l475xx.h:193
ADC_TypeDef::SQR2
__IO uint32_t SQR2
Definition: stm32l475xx.h:192
ADC_TypeDef::AWD3CR
__IO uint32_t AWD3CR
Definition: stm32l475xx.h:211
ADC_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:179
ADC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:181
ADC_TypeDef::CALFACT
__IO uint32_t CALFACT
Definition: stm32l475xx.h:215
ADC_TypeDef::RESERVED4
uint32_t RESERVED4
Definition: stm32l475xx.h:197
ADC_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:186
ADC_TypeDef::CFGR2
__IO uint32_t CFGR2
Definition: stm32l475xx.h:183
ADC_TypeDef::RESERVED9
uint32_t RESERVED9
Definition: stm32l475xx.h:213
ADC_TypeDef::DIFSEL
__IO uint32_t DIFSEL
Definition: stm32l475xx.h:214
ADC_TypeDef::JDR2
__IO uint32_t JDR2
Definition: stm32l475xx.h:206
ADC_TypeDef::AWD2CR
__IO uint32_t AWD2CR
Definition: stm32l475xx.h:210
ADC_TypeDef::RESERVED3
uint32_t RESERVED3
Definition: stm32l475xx.h:196
ADC_TypeDef::TR3
__IO uint32_t TR3
Definition: stm32l475xx.h:189
ADC_TypeDef::RESERVED8
uint32_t RESERVED8
Definition: stm32l475xx.h:212
ADC_TypeDef::SMPR1
__IO uint32_t SMPR1
Definition: stm32l475xx.h:184
ADC_TypeDef::OFR4
__IO uint32_t OFR4
Definition: stm32l475xx.h:203
CAN_FIFOMailBox_TypeDef
Controller Area Network FIFOMailBox.
Definition: stm32l475xx.h:245
CAN_FIFOMailBox_TypeDef::RIR
__IO uint32_t RIR
Definition: stm32l475xx.h:246
CAN_FIFOMailBox_TypeDef::RDHR
__IO uint32_t RDHR
Definition: stm32l475xx.h:249
CAN_FIFOMailBox_TypeDef::RDTR
__IO uint32_t RDTR
Definition: stm32l475xx.h:247
CAN_FIFOMailBox_TypeDef::RDLR
__IO uint32_t RDLR
Definition: stm32l475xx.h:248
CAN_FilterRegister_TypeDef
Controller Area Network FilterRegister.
Definition: stm32l475xx.h:257
CAN_FilterRegister_TypeDef::FR2
__IO uint32_t FR2
Definition: stm32l475xx.h:259
CAN_FilterRegister_TypeDef::FR1
__IO uint32_t FR1
Definition: stm32l475xx.h:258
CAN_TxMailBox_TypeDef
Controller Area Network TxMailBox.
Definition: stm32l475xx.h:233
CAN_TxMailBox_TypeDef::TIR
__IO uint32_t TIR
Definition: stm32l475xx.h:234
CAN_TxMailBox_TypeDef::TDHR
__IO uint32_t TDHR
Definition: stm32l475xx.h:237
CAN_TxMailBox_TypeDef::TDLR
__IO uint32_t TDLR
Definition: stm32l475xx.h:236
CAN_TxMailBox_TypeDef::TDTR
__IO uint32_t TDTR
Definition: stm32l475xx.h:235
CAN_TypeDef
Controller Area Network.
Definition: stm32l475xx.h:267
CAN_TypeDef::RF1R
__IO uint32_t RF1R
Definition: stm32l475xx.h:272
CAN_TypeDef::FMR
__IO uint32_t FMR
Definition: stm32l475xx.h:280
CAN_TypeDef::MCR
__IO uint32_t MCR
Definition: stm32l475xx.h:268
CAN_TypeDef::ESR
__IO uint32_t ESR
Definition: stm32l475xx.h:274
CAN_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:282
CAN_TypeDef::BTR
__IO uint32_t BTR
Definition: stm32l475xx.h:275
CAN_TypeDef::IER
__IO uint32_t IER
Definition: stm32l475xx.h:273
CAN_TypeDef::TSR
__IO uint32_t TSR
Definition: stm32l475xx.h:270
CAN_TypeDef::FM1R
__IO uint32_t FM1R
Definition: stm32l475xx.h:281
CAN_TypeDef::FS1R
__IO uint32_t FS1R
Definition: stm32l475xx.h:283
CAN_TypeDef::FA1R
__IO uint32_t FA1R
Definition: stm32l475xx.h:287
CAN_TypeDef::RESERVED4
uint32_t RESERVED4
Definition: stm32l475xx.h:286
CAN_TypeDef::RF0R
__IO uint32_t RF0R
Definition: stm32l475xx.h:271
CAN_TypeDef::MSR
__IO uint32_t MSR
Definition: stm32l475xx.h:269
CAN_TypeDef::FFA1R
__IO uint32_t FFA1R
Definition: stm32l475xx.h:285
CAN_TypeDef::RESERVED3
uint32_t RESERVED3
Definition: stm32l475xx.h:284
COMP_Common_TypeDef
Definition: stm32l475xx.h:303
COMP_Common_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:304
COMP_TypeDef
Comparator.
Definition: stm32l475xx.h:298
COMP_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:299
CRC_TypeDef
CRC calculation unit.
Definition: stm32l475xx.h:312
CRC_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:313
CRC_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:318
CRC_TypeDef::IDR
__IO uint8_t IDR
Definition: stm32l475xx.h:314
CRC_TypeDef::RESERVED1
uint16_t RESERVED1
Definition: stm32l475xx.h:316
CRC_TypeDef::POL
__IO uint32_t POL
Definition: stm32l475xx.h:320
CRC_TypeDef::RESERVED0
uint8_t RESERVED0
Definition: stm32l475xx.h:315
CRC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:317
CRC_TypeDef::INIT
__IO uint32_t INIT
Definition: stm32l475xx.h:319
DAC_TypeDef
Digital to Analog Converter.
Definition: stm32l475xx.h:328
DAC_TypeDef::SHRR
__IO uint32_t SHRR
Definition: stm32l475xx.h:348
DAC_TypeDef::DHR12RD
__IO uint32_t DHR12RD
Definition: stm32l475xx.h:337
DAC_TypeDef::MCR
__IO uint32_t MCR
Definition: stm32l475xx.h:344
DAC_TypeDef::DHR12L2
__IO uint32_t DHR12L2
Definition: stm32l475xx.h:335
DAC_TypeDef::SHSR2
__IO uint32_t SHSR2
Definition: stm32l475xx.h:346
DAC_TypeDef::SHSR1
__IO uint32_t SHSR1
Definition: stm32l475xx.h:345
DAC_TypeDef::SHHR
__IO uint32_t SHHR
Definition: stm32l475xx.h:347
DAC_TypeDef::DHR8R2
__IO uint32_t DHR8R2
Definition: stm32l475xx.h:336
DAC_TypeDef::CCR
__IO uint32_t CCR
Definition: stm32l475xx.h:343
DAC_TypeDef::DHR12R2
__IO uint32_t DHR12R2
Definition: stm32l475xx.h:334
DAC_TypeDef::SWTRIGR
__IO uint32_t SWTRIGR
Definition: stm32l475xx.h:330
DAC_TypeDef::DHR8RD
__IO uint32_t DHR8RD
Definition: stm32l475xx.h:339
DAC_TypeDef::DOR1
__IO uint32_t DOR1
Definition: stm32l475xx.h:340
DAC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:329
DAC_TypeDef::DOR2
__IO uint32_t DOR2
Definition: stm32l475xx.h:341
DAC_TypeDef::DHR12R1
__IO uint32_t DHR12R1
Definition: stm32l475xx.h:331
DAC_TypeDef::DHR12LD
__IO uint32_t DHR12LD
Definition: stm32l475xx.h:338
DAC_TypeDef::DHR8R1
__IO uint32_t DHR8R1
Definition: stm32l475xx.h:333
DAC_TypeDef::DHR12L1
__IO uint32_t DHR12L1
Definition: stm32l475xx.h:332
DAC_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:342
DBGMCU_TypeDef
Debug MCU.
Definition: stm32l475xx.h:391
DBGMCU_TypeDef::IDCODE
__IO uint32_t IDCODE
Definition: stm32l475xx.h:392
DBGMCU_TypeDef::APB1FZR1
__IO uint32_t APB1FZR1
Definition: stm32l475xx.h:394
DBGMCU_TypeDef::APB2FZ
__IO uint32_t APB2FZ
Definition: stm32l475xx.h:396
DBGMCU_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:393
DBGMCU_TypeDef::APB1FZR2
__IO uint32_t APB1FZR2
Definition: stm32l475xx.h:395
DFSDM_Channel_TypeDef
DFSDM channel configuration registers.
Definition: stm32l475xx.h:377
DFSDM_Channel_TypeDef::CHDATINR
__IO uint32_t CHDATINR
Definition: stm32l475xx.h:383
DFSDM_Channel_TypeDef::CHAWSCDR
__IO uint32_t CHAWSCDR
Definition: stm32l475xx.h:380
DFSDM_Channel_TypeDef::CHCFGR1
__IO uint32_t CHCFGR1
Definition: stm32l475xx.h:378
DFSDM_Channel_TypeDef::CHWDATAR
__IO uint32_t CHWDATAR
Definition: stm32l475xx.h:382
DFSDM_Channel_TypeDef::CHCFGR2
__IO uint32_t CHCFGR2
Definition: stm32l475xx.h:379
DFSDM_Filter_TypeDef
DFSDM module registers.
Definition: stm32l475xx.h:355
DFSDM_Filter_TypeDef::FLTJDATAR
__IO uint32_t FLTJDATAR
Definition: stm32l475xx.h:362
DFSDM_Filter_TypeDef::FLTAWCFR
__IO uint32_t FLTAWCFR
Definition: stm32l475xx.h:367
DFSDM_Filter_TypeDef::FLTICR
__IO uint32_t FLTICR
Definition: stm32l475xx.h:359
DFSDM_Filter_TypeDef::FLTRDATAR
__IO uint32_t FLTRDATAR
Definition: stm32l475xx.h:363
DFSDM_Filter_TypeDef::FLTEXMAX
__IO uint32_t FLTEXMAX
Definition: stm32l475xx.h:368
DFSDM_Filter_TypeDef::FLTCNVTIMR
__IO uint32_t FLTCNVTIMR
Definition: stm32l475xx.h:370
DFSDM_Filter_TypeDef::FLTAWSR
__IO uint32_t FLTAWSR
Definition: stm32l475xx.h:366
DFSDM_Filter_TypeDef::FLTAWHTR
__IO uint32_t FLTAWHTR
Definition: stm32l475xx.h:364
DFSDM_Filter_TypeDef::FLTJCHGR
__IO uint32_t FLTJCHGR
Definition: stm32l475xx.h:360
DFSDM_Filter_TypeDef::FLTCR2
__IO uint32_t FLTCR2
Definition: stm32l475xx.h:357
DFSDM_Filter_TypeDef::FLTCR1
__IO uint32_t FLTCR1
Definition: stm32l475xx.h:356
DFSDM_Filter_TypeDef::FLTAWLTR
__IO uint32_t FLTAWLTR
Definition: stm32l475xx.h:365
DFSDM_Filter_TypeDef::FLTFCR
__IO uint32_t FLTFCR
Definition: stm32l475xx.h:361
DFSDM_Filter_TypeDef::FLTEXMIN
__IO uint32_t FLTEXMIN
Definition: stm32l475xx.h:369
DFSDM_Filter_TypeDef::FLTISR
__IO uint32_t FLTISR
Definition: stm32l475xx.h:358
DMA_Channel_TypeDef
DMA Controller.
Definition: stm32l475xx.h:405
DMA_Channel_TypeDef::CPAR
__IO uint32_t CPAR
Definition: stm32l475xx.h:408
DMA_Channel_TypeDef::CCR
__IO uint32_t CCR
Definition: stm32l475xx.h:406
DMA_Channel_TypeDef::CNDTR
__IO uint32_t CNDTR
Definition: stm32l475xx.h:407
DMA_Channel_TypeDef::CMAR
__IO uint32_t CMAR
Definition: stm32l475xx.h:409
DMA_Request_TypeDef
Definition: stm32l475xx.h:419
DMA_Request_TypeDef::CSELR
__IO uint32_t CSELR
Definition: stm32l475xx.h:420
DMA_TypeDef
Definition: stm32l475xx.h:413
DMA_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:414
DMA_TypeDef::IFCR
__IO uint32_t IFCR
Definition: stm32l475xx.h:415
EXTI_TypeDef
External Interrupt/Event Controller.
Definition: stm32l475xx.h:432
EXTI_TypeDef::RTSR2
__IO uint32_t RTSR2
Definition: stm32l475xx.h:443
EXTI_TypeDef::SWIER2
__IO uint32_t SWIER2
Definition: stm32l475xx.h:445
EXTI_TypeDef::SWIER1
__IO uint32_t SWIER1
Definition: stm32l475xx.h:437
EXTI_TypeDef::EMR2
__IO uint32_t EMR2
Definition: stm32l475xx.h:442
EXTI_TypeDef::EMR1
__IO uint32_t EMR1
Definition: stm32l475xx.h:434
EXTI_TypeDef::PR1
__IO uint32_t PR1
Definition: stm32l475xx.h:438
EXTI_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:440
EXTI_TypeDef::FTSR2
__IO uint32_t FTSR2
Definition: stm32l475xx.h:444
EXTI_TypeDef::IMR2
__IO uint32_t IMR2
Definition: stm32l475xx.h:441
EXTI_TypeDef::IMR1
__IO uint32_t IMR1
Definition: stm32l475xx.h:433
EXTI_TypeDef::RTSR1
__IO uint32_t RTSR1
Definition: stm32l475xx.h:435
EXTI_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:439
EXTI_TypeDef::FTSR1
__IO uint32_t FTSR1
Definition: stm32l475xx.h:436
EXTI_TypeDef::PR2
__IO uint32_t PR2
Definition: stm32l475xx.h:446
FIREWALL_TypeDef
Firewall.
Definition: stm32l475xx.h:455
FIREWALL_TypeDef::CSL
__IO uint32_t CSL
Definition: stm32l475xx.h:457
FIREWALL_TypeDef::NVDSL
__IO uint32_t NVDSL
Definition: stm32l475xx.h:459
FIREWALL_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:463
FIREWALL_TypeDef::VDSL
__IO uint32_t VDSL
Definition: stm32l475xx.h:461
FIREWALL_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:464
FIREWALL_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:462
FIREWALL_TypeDef::NVDSSA
__IO uint32_t NVDSSA
Definition: stm32l475xx.h:458
FIREWALL_TypeDef::VDSSA
__IO uint32_t VDSSA
Definition: stm32l475xx.h:460
FIREWALL_TypeDef::CSSA
__IO uint32_t CSSA
Definition: stm32l475xx.h:456
FLASH_TypeDef
FLASH Registers.
Definition: stm32l475xx.h:473
FLASH_TypeDef::PCROP2SR
__IO uint32_t PCROP2SR
Definition: stm32l475xx.h:488
FLASH_TypeDef::OPTR
__IO uint32_t OPTR
Definition: stm32l475xx.h:482
FLASH_TypeDef::PCROP2ER
__IO uint32_t PCROP2ER
Definition: stm32l475xx.h:489
FLASH_TypeDef::RESERVED1
__IO uint32_t RESERVED1
Definition: stm32l475xx.h:481
FLASH_TypeDef::WRP1AR
__IO uint32_t WRP1AR
Definition: stm32l475xx.h:485
FLASH_TypeDef::WRP2AR
__IO uint32_t WRP2AR
Definition: stm32l475xx.h:490
FLASH_TypeDef::WRP1BR
__IO uint32_t WRP1BR
Definition: stm32l475xx.h:486
FLASH_TypeDef::KEYR
__IO uint32_t KEYR
Definition: stm32l475xx.h:476
FLASH_TypeDef::ACR
__IO uint32_t ACR
Definition: stm32l475xx.h:474
FLASH_TypeDef::PCROP1SR
__IO uint32_t PCROP1SR
Definition: stm32l475xx.h:483
FLASH_TypeDef::PCROP1ER
__IO uint32_t PCROP1ER
Definition: stm32l475xx.h:484
FLASH_TypeDef::WRP2BR
__IO uint32_t WRP2BR
Definition: stm32l475xx.h:491
FLASH_TypeDef::PDKEYR
__IO uint32_t PDKEYR
Definition: stm32l475xx.h:475
FLASH_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:479
FLASH_TypeDef::ECCR
__IO uint32_t ECCR
Definition: stm32l475xx.h:480
FLASH_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:478
FLASH_TypeDef::OPTKEYR
__IO uint32_t OPTKEYR
Definition: stm32l475xx.h:477
FMC_Bank1_TypeDef
Flexible Memory Controller.
Definition: stm32l475xx.h:500
FMC_Bank1E_TypeDef
Flexible Memory Controller Bank1E.
Definition: stm32l475xx.h:509
FMC_Bank3_TypeDef
Flexible Memory Controller Bank3.
Definition: stm32l475xx.h:518
FMC_Bank3_TypeDef::PCR
__IO uint32_t PCR
Definition: stm32l475xx.h:519
FMC_Bank3_TypeDef::PMEM
__IO uint32_t PMEM
Definition: stm32l475xx.h:521
FMC_Bank3_TypeDef::ECCR
__IO uint32_t ECCR
Definition: stm32l475xx.h:524
FMC_Bank3_TypeDef::PATT
__IO uint32_t PATT
Definition: stm32l475xx.h:522
FMC_Bank3_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:520
FMC_Bank3_TypeDef::RESERVED0
uint32_t RESERVED0
Definition: stm32l475xx.h:523
GPIO_TypeDef
General Purpose I/O.
Definition: stm32l475xx.h:532
GPIO_TypeDef::BRR
__IO uint32_t BRR
Definition: stm32l475xx.h:542
GPIO_TypeDef::LCKR
__IO uint32_t LCKR
Definition: stm32l475xx.h:540
GPIO_TypeDef::MODER
__IO uint32_t MODER
Definition: stm32l475xx.h:533
GPIO_TypeDef::OSPEEDR
__IO uint32_t OSPEEDR
Definition: stm32l475xx.h:535
GPIO_TypeDef::IDR
__IO uint32_t IDR
Definition: stm32l475xx.h:537
GPIO_TypeDef::OTYPER
__IO uint32_t OTYPER
Definition: stm32l475xx.h:534
GPIO_TypeDef::PUPDR
__IO uint32_t PUPDR
Definition: stm32l475xx.h:536
GPIO_TypeDef::ODR
__IO uint32_t ODR
Definition: stm32l475xx.h:538
GPIO_TypeDef::BSRR
__IO uint32_t BSRR
Definition: stm32l475xx.h:539
GPIO_TypeDef::ASCR
__IO uint32_t ASCR
Definition: stm32l475xx.h:543
I2C_TypeDef
Inter-integrated Circuit Interface.
Definition: stm32l475xx.h:553
I2C_TypeDef::OAR1
__IO uint32_t OAR1
Definition: stm32l475xx.h:556
I2C_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:561
I2C_TypeDef::TIMINGR
__IO uint32_t TIMINGR
Definition: stm32l475xx.h:558
I2C_TypeDef::TIMEOUTR
__IO uint32_t TIMEOUTR
Definition: stm32l475xx.h:559
I2C_TypeDef::RXDR
__IO uint32_t RXDR
Definition: stm32l475xx.h:563
I2C_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:554
I2C_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:560
I2C_TypeDef::OAR2
__IO uint32_t OAR2
Definition: stm32l475xx.h:557
I2C_TypeDef::TXDR
__IO uint32_t TXDR
Definition: stm32l475xx.h:564
I2C_TypeDef::PECR
__IO uint32_t PECR
Definition: stm32l475xx.h:562
I2C_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:555
IWDG_TypeDef
Independent WATCHDOG.
Definition: stm32l475xx.h:572
IWDG_TypeDef::KR
__IO uint32_t KR
Definition: stm32l475xx.h:573
IWDG_TypeDef::RLR
__IO uint32_t RLR
Definition: stm32l475xx.h:575
IWDG_TypeDef::WINR
__IO uint32_t WINR
Definition: stm32l475xx.h:577
IWDG_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:576
IWDG_TypeDef::PR
__IO uint32_t PR
Definition: stm32l475xx.h:574
LPTIM_TypeDef
LPTIMER.
Definition: stm32l475xx.h:584
LPTIM_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:586
LPTIM_TypeDef::CMP
__IO uint32_t CMP
Definition: stm32l475xx.h:590
LPTIM_TypeDef::CFGR
__IO uint32_t CFGR
Definition: stm32l475xx.h:588
LPTIM_TypeDef::CNT
__IO uint32_t CNT
Definition: stm32l475xx.h:592
LPTIM_TypeDef::IER
__IO uint32_t IER
Definition: stm32l475xx.h:587
LPTIM_TypeDef::OR
__IO uint32_t OR
Definition: stm32l475xx.h:593
LPTIM_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:585
LPTIM_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:589
LPTIM_TypeDef::ARR
__IO uint32_t ARR
Definition: stm32l475xx.h:591
OPAMP_Common_TypeDef
Definition: stm32l475xx.h:608
OPAMP_Common_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:609
OPAMP_TypeDef
Operational Amplifier (OPAMP)
Definition: stm32l475xx.h:601
OPAMP_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:602
OPAMP_TypeDef::LPOTR
__IO uint32_t LPOTR
Definition: stm32l475xx.h:604
OPAMP_TypeDef::OTR
__IO uint32_t OTR
Definition: stm32l475xx.h:603
PWR_TypeDef
Power Control.
Definition: stm32l475xx.h:617
PWR_TypeDef::PUCRG
__IO uint32_t PUCRG
Definition: stm32l475xx.h:638
PWR_TypeDef::PDCRD
__IO uint32_t PDCRD
Definition: stm32l475xx.h:633
PWR_TypeDef::RESERVED
uint32_t RESERVED
Definition: stm32l475xx.h:625
PWR_TypeDef::PDCRB
__IO uint32_t PDCRB
Definition: stm32l475xx.h:629
PWR_TypeDef::PDCRA
__IO uint32_t PDCRA
Definition: stm32l475xx.h:627
PWR_TypeDef::PDCRH
__IO uint32_t PDCRH
Definition: stm32l475xx.h:641
PWR_TypeDef::PDCRE
__IO uint32_t PDCRE
Definition: stm32l475xx.h:635
PWR_TypeDef::PUCRC
__IO uint32_t PUCRC
Definition: stm32l475xx.h:630
PWR_TypeDef::SCR
__IO uint32_t SCR
Definition: stm32l475xx.h:624
PWR_TypeDef::PUCRF
__IO uint32_t PUCRF
Definition: stm32l475xx.h:636
PWR_TypeDef::PUCRH
__IO uint32_t PUCRH
Definition: stm32l475xx.h:640
PWR_TypeDef::SR2
__IO uint32_t SR2
Definition: stm32l475xx.h:623
PWR_TypeDef::PDCRC
__IO uint32_t PDCRC
Definition: stm32l475xx.h:631
PWR_TypeDef::PUCRD
__IO uint32_t PUCRD
Definition: stm32l475xx.h:632
PWR_TypeDef::PDCRG
__IO uint32_t PDCRG
Definition: stm32l475xx.h:639
PWR_TypeDef::CR4
__IO uint32_t CR4
Definition: stm32l475xx.h:621
PWR_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:618
PWR_TypeDef::PUCRB
__IO uint32_t PUCRB
Definition: stm32l475xx.h:628
PWR_TypeDef::PUCRE
__IO uint32_t PUCRE
Definition: stm32l475xx.h:634
PWR_TypeDef::PDCRF
__IO uint32_t PDCRF
Definition: stm32l475xx.h:637
PWR_TypeDef::SR1
__IO uint32_t SR1
Definition: stm32l475xx.h:622
PWR_TypeDef::CR3
__IO uint32_t CR3
Definition: stm32l475xx.h:620
PWR_TypeDef::PUCRA
__IO uint32_t PUCRA
Definition: stm32l475xx.h:626
PWR_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:619
QUADSPI_TypeDef
QUAD Serial Peripheral Interface.
Definition: stm32l475xx.h:650
QUADSPI_TypeDef::AR
__IO uint32_t AR
Definition: stm32l475xx.h:657
QUADSPI_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:659
QUADSPI_TypeDef::ABR
__IO uint32_t ABR
Definition: stm32l475xx.h:658
QUADSPI_TypeDef::FCR
__IO uint32_t FCR
Definition: stm32l475xx.h:654
QUADSPI_TypeDef::CCR
__IO uint32_t CCR
Definition: stm32l475xx.h:656
QUADSPI_TypeDef::DLR
__IO uint32_t DLR
Definition: stm32l475xx.h:655
QUADSPI_TypeDef::PSMKR
__IO uint32_t PSMKR
Definition: stm32l475xx.h:660
QUADSPI_TypeDef::PSMAR
__IO uint32_t PSMAR
Definition: stm32l475xx.h:661
QUADSPI_TypeDef::PIR
__IO uint32_t PIR
Definition: stm32l475xx.h:662
QUADSPI_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:651
QUADSPI_TypeDef::LPTR
__IO uint32_t LPTR
Definition: stm32l475xx.h:663
QUADSPI_TypeDef::DCR
__IO uint32_t DCR
Definition: stm32l475xx.h:652
QUADSPI_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:653
RCC_TypeDef
Reset and Clock Control.
Definition: stm32l475xx.h:672
RCC_TypeDef::CCIPR
__IO uint32_t CCIPR
Definition: stm32l475xx.h:707
RCC_TypeDef::ICSCR
__IO uint32_t ICSCR
Definition: stm32l475xx.h:674
RCC_TypeDef::APB1SMENR2
__IO uint32_t APB1SMENR2
Definition: stm32l475xx.h:704
RCC_TypeDef::BDCR
__IO uint32_t BDCR
Definition: stm32l475xx.h:709
RCC_TypeDef::CIER
__IO uint32_t CIER
Definition: stm32l475xx.h:679
RCC_TypeDef::AHB1ENR
__IO uint32_t AHB1ENR
Definition: stm32l475xx.h:691
RCC_TypeDef::APB1RSTR1
__IO uint32_t APB1RSTR1
Definition: stm32l475xx.h:687
RCC_TypeDef::CFGR
__IO uint32_t CFGR
Definition: stm32l475xx.h:675
RCC_TypeDef::AHB3RSTR
__IO uint32_t AHB3RSTR
Definition: stm32l475xx.h:685
RCC_TypeDef::APB2SMENR
__IO uint32_t APB2SMENR
Definition: stm32l475xx.h:705
RCC_TypeDef::AHB1RSTR
__IO uint32_t AHB1RSTR
Definition: stm32l475xx.h:683
RCC_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:690
RCC_TypeDef::RESERVED6
uint32_t RESERVED6
Definition: stm32l475xx.h:706
RCC_TypeDef::CICR
__IO uint32_t CICR
Definition: stm32l475xx.h:681
RCC_TypeDef::AHB2ENR
__IO uint32_t AHB2ENR
Definition: stm32l475xx.h:692
RCC_TypeDef::APB1RSTR2
__IO uint32_t APB1RSTR2
Definition: stm32l475xx.h:688
RCC_TypeDef::RESERVED7
uint32_t RESERVED7
Definition: stm32l475xx.h:708
RCC_TypeDef::AHB2RSTR
__IO uint32_t AHB2RSTR
Definition: stm32l475xx.h:684
RCC_TypeDef::APB1ENR1
__IO uint32_t APB1ENR1
Definition: stm32l475xx.h:695
RCC_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:710
RCC_TypeDef::AHB3SMENR
__IO uint32_t AHB3SMENR
Definition: stm32l475xx.h:701
RCC_TypeDef::AHB2SMENR
__IO uint32_t AHB2SMENR
Definition: stm32l475xx.h:700
RCC_TypeDef::APB2RSTR
__IO uint32_t APB2RSTR
Definition: stm32l475xx.h:689
RCC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:673
RCC_TypeDef::PLLSAI2CFGR
__IO uint32_t PLLSAI2CFGR
Definition: stm32l475xx.h:678
RCC_TypeDef::RESERVED4
uint32_t RESERVED4
Definition: stm32l475xx.h:698
RCC_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:686
RCC_TypeDef::APB2ENR
__IO uint32_t APB2ENR
Definition: stm32l475xx.h:697
RCC_TypeDef::AHB3ENR
__IO uint32_t AHB3ENR
Definition: stm32l475xx.h:693
RCC_TypeDef::AHB1SMENR
__IO uint32_t AHB1SMENR
Definition: stm32l475xx.h:699
RCC_TypeDef::APB1SMENR1
__IO uint32_t APB1SMENR1
Definition: stm32l475xx.h:703
RCC_TypeDef::RESERVED5
uint32_t RESERVED5
Definition: stm32l475xx.h:702
RCC_TypeDef::PLLCFGR
__IO uint32_t PLLCFGR
Definition: stm32l475xx.h:676
RCC_TypeDef::PLLSAI1CFGR
__IO uint32_t PLLSAI1CFGR
Definition: stm32l475xx.h:677
RCC_TypeDef::RESERVED3
uint32_t RESERVED3
Definition: stm32l475xx.h:694
RCC_TypeDef::CIFR
__IO uint32_t CIFR
Definition: stm32l475xx.h:680
RCC_TypeDef::APB1ENR2
__IO uint32_t APB1ENR2
Definition: stm32l475xx.h:696
RCC_TypeDef::RESERVED0
uint32_t RESERVED0
Definition: stm32l475xx.h:682
RNG_TypeDef
RNG.
Definition: stm32l475xx.h:981
RNG_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:984
RNG_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:982
RNG_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:983
RTC_TypeDef
Real-Time Clock.
Definition: stm32l475xx.h:718
RTC_TypeDef::TSTR
__IO uint32_t TSTR
Definition: stm32l475xx.h:731
RTC_TypeDef::BKP3R
__IO uint32_t BKP3R
Definition: stm32l475xx.h:742
RTC_TypeDef::TSSSR
__IO uint32_t TSSSR
Definition: stm32l475xx.h:733
RTC_TypeDef::BKP20R
__IO uint32_t BKP20R
Definition: stm32l475xx.h:759
RTC_TypeDef::BKP6R
__IO uint32_t BKP6R
Definition: stm32l475xx.h:745
RTC_TypeDef::SHIFTR
__IO uint32_t SHIFTR
Definition: stm32l475xx.h:730
RTC_TypeDef::BKP17R
__IO uint32_t BKP17R
Definition: stm32l475xx.h:756
RTC_TypeDef::BKP30R
__IO uint32_t BKP30R
Definition: stm32l475xx.h:769
RTC_TypeDef::BKP7R
__IO uint32_t BKP7R
Definition: stm32l475xx.h:746
RTC_TypeDef::CALR
__IO uint32_t CALR
Definition: stm32l475xx.h:734
RTC_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:720
RTC_TypeDef::BKP0R
__IO uint32_t BKP0R
Definition: stm32l475xx.h:739
RTC_TypeDef::BKP26R
__IO uint32_t BKP26R
Definition: stm32l475xx.h:765
RTC_TypeDef::ALRMBR
__IO uint32_t ALRMBR
Definition: stm32l475xx.h:727
RTC_TypeDef::BKP19R
__IO uint32_t BKP19R
Definition: stm32l475xx.h:758
RTC_TypeDef::ALRMBSSR
__IO uint32_t ALRMBSSR
Definition: stm32l475xx.h:737
RTC_TypeDef::ALRMASSR
__IO uint32_t ALRMASSR
Definition: stm32l475xx.h:736
RTC_TypeDef::WPR
__IO uint32_t WPR
Definition: stm32l475xx.h:728
RTC_TypeDef::TR
__IO uint32_t TR
Definition: stm32l475xx.h:719
RTC_TypeDef::BKP18R
__IO uint32_t BKP18R
Definition: stm32l475xx.h:757
RTC_TypeDef::BKP9R
__IO uint32_t BKP9R
Definition: stm32l475xx.h:748
RTC_TypeDef::BKP29R
__IO uint32_t BKP29R
Definition: stm32l475xx.h:768
RTC_TypeDef::BKP24R
__IO uint32_t BKP24R
Definition: stm32l475xx.h:763
RTC_TypeDef::BKP13R
__IO uint32_t BKP13R
Definition: stm32l475xx.h:752
RTC_TypeDef::BKP12R
__IO uint32_t BKP12R
Definition: stm32l475xx.h:751
RTC_TypeDef::OR
__IO uint32_t OR
Definition: stm32l475xx.h:738
RTC_TypeDef::BKP31R
__IO uint32_t BKP31R
Definition: stm32l475xx.h:770
RTC_TypeDef::BKP25R
__IO uint32_t BKP25R
Definition: stm32l475xx.h:764
RTC_TypeDef::SSR
__IO uint32_t SSR
Definition: stm32l475xx.h:729
RTC_TypeDef::reserved
uint32_t reserved
Definition: stm32l475xx.h:725
RTC_TypeDef::BKP23R
__IO uint32_t BKP23R
Definition: stm32l475xx.h:762
RTC_TypeDef::BKP2R
__IO uint32_t BKP2R
Definition: stm32l475xx.h:741
RTC_TypeDef::BKP22R
__IO uint32_t BKP22R
Definition: stm32l475xx.h:761
RTC_TypeDef::BKP10R
__IO uint32_t BKP10R
Definition: stm32l475xx.h:749
RTC_TypeDef::BKP4R
__IO uint32_t BKP4R
Definition: stm32l475xx.h:743
RTC_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:722
RTC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:721
RTC_TypeDef::BKP5R
__IO uint32_t BKP5R
Definition: stm32l475xx.h:744
RTC_TypeDef::TAMPCR
__IO uint32_t TAMPCR
Definition: stm32l475xx.h:735
RTC_TypeDef::TSDR
__IO uint32_t TSDR
Definition: stm32l475xx.h:732
RTC_TypeDef::ALRMAR
__IO uint32_t ALRMAR
Definition: stm32l475xx.h:726
RTC_TypeDef::BKP8R
__IO uint32_t BKP8R
Definition: stm32l475xx.h:747
RTC_TypeDef::WUTR
__IO uint32_t WUTR
Definition: stm32l475xx.h:724
RTC_TypeDef::BKP14R
__IO uint32_t BKP14R
Definition: stm32l475xx.h:753
RTC_TypeDef::BKP11R
__IO uint32_t BKP11R
Definition: stm32l475xx.h:750
RTC_TypeDef::PRER
__IO uint32_t PRER
Definition: stm32l475xx.h:723
RTC_TypeDef::BKP27R
__IO uint32_t BKP27R
Definition: stm32l475xx.h:766
RTC_TypeDef::BKP16R
__IO uint32_t BKP16R
Definition: stm32l475xx.h:755
RTC_TypeDef::BKP21R
__IO uint32_t BKP21R
Definition: stm32l475xx.h:760
RTC_TypeDef::BKP1R
__IO uint32_t BKP1R
Definition: stm32l475xx.h:740
RTC_TypeDef::BKP15R
__IO uint32_t BKP15R
Definition: stm32l475xx.h:754
RTC_TypeDef::BKP28R
__IO uint32_t BKP28R
Definition: stm32l475xx.h:767
SAI_Block_TypeDef
Definition: stm32l475xx.h:783
SAI_Block_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:791
SAI_Block_TypeDef::CLRFR
__IO uint32_t CLRFR
Definition: stm32l475xx.h:790
SAI_Block_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:784
SAI_Block_TypeDef::SLOTR
__IO uint32_t SLOTR
Definition: stm32l475xx.h:787
SAI_Block_TypeDef::FRCR
__IO uint32_t FRCR
Definition: stm32l475xx.h:786
SAI_Block_TypeDef::IMR
__IO uint32_t IMR
Definition: stm32l475xx.h:788
SAI_Block_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:789
SAI_Block_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:785
SAI_TypeDef
Serial Audio Interface.
Definition: stm32l475xx.h:778
SAI_TypeDef::GCR
__IO uint32_t GCR
Definition: stm32l475xx.h:779
SDMMC_TypeDef
Secure digital input/output Interface.
Definition: stm32l475xx.h:800
SDMMC_TypeDef::ARG
__IO uint32_t ARG
Definition: stm32l475xx.h:803
SDMMC_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:815
SDMMC_TypeDef::DTIMER
__IO uint32_t DTIMER
Definition: stm32l475xx.h:810
SDMMC_TypeDef::RESP3
__I uint32_t RESP3
Definition: stm32l475xx.h:808
SDMMC_TypeDef::DCOUNT
__I uint32_t DCOUNT
Definition: stm32l475xx.h:813
SDMMC_TypeDef::RESP2
__I uint32_t RESP2
Definition: stm32l475xx.h:807
SDMMC_TypeDef::MASK
__IO uint32_t MASK
Definition: stm32l475xx.h:816
SDMMC_TypeDef::DLEN
__IO uint32_t DLEN
Definition: stm32l475xx.h:811
SDMMC_TypeDef::POWER
__IO uint32_t POWER
Definition: stm32l475xx.h:801
SDMMC_TypeDef::FIFO
__IO uint32_t FIFO
Definition: stm32l475xx.h:820
SDMMC_TypeDef::STA
__I uint32_t STA
Definition: stm32l475xx.h:814
SDMMC_TypeDef::RESP1
__I uint32_t RESP1
Definition: stm32l475xx.h:806
SDMMC_TypeDef::DCTRL
__IO uint32_t DCTRL
Definition: stm32l475xx.h:812
SDMMC_TypeDef::CLKCR
__IO uint32_t CLKCR
Definition: stm32l475xx.h:802
SDMMC_TypeDef::RESPCMD
__I uint32_t RESPCMD
Definition: stm32l475xx.h:805
SDMMC_TypeDef::FIFOCNT
__I uint32_t FIFOCNT
Definition: stm32l475xx.h:818
SDMMC_TypeDef::RESP4
__I uint32_t RESP4
Definition: stm32l475xx.h:809
SDMMC_TypeDef::CMD
__IO uint32_t CMD
Definition: stm32l475xx.h:804
SPI_TypeDef
Serial Peripheral Interface.
Definition: stm32l475xx.h:829
SPI_TypeDef::RXCRCR
__IO uint32_t RXCRCR
Definition: stm32l475xx.h:835
SPI_TypeDef::DR
__IO uint32_t DR
Definition: stm32l475xx.h:833
SPI_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:830
SPI_TypeDef::TXCRCR
__IO uint32_t TXCRCR
Definition: stm32l475xx.h:836
SPI_TypeDef::CRCPR
__IO uint32_t CRCPR
Definition: stm32l475xx.h:834
SPI_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:832
SPI_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:831
SWPMI_TypeDef
Single Wire Protocol Master Interface SPWMI.
Definition: stm32l475xx.h:845
SWPMI_TypeDef::RFL
__IO uint32_t RFL
Definition: stm32l475xx.h:852
SWPMI_TypeDef::BRR
__IO uint32_t BRR
Definition: stm32l475xx.h:847
SWPMI_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:850
SWPMI_TypeDef::TDR
__IO uint32_t TDR
Definition: stm32l475xx.h:853
SWPMI_TypeDef::IER
__IO uint32_t IER
Definition: stm32l475xx.h:851
SWPMI_TypeDef::OR
__IO uint32_t OR
Definition: stm32l475xx.h:855
SWPMI_TypeDef::RDR
__IO uint32_t RDR
Definition: stm32l475xx.h:854
SWPMI_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:849
SWPMI_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:846
SWPMI_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:848
SYSCFG_TypeDef
System configuration controller.
Definition: stm32l475xx.h:864
SYSCFG_TypeDef::SWPR
__IO uint32_t SWPR
Definition: stm32l475xx.h:870
SYSCFG_TypeDef::CFGR1
__IO uint32_t CFGR1
Definition: stm32l475xx.h:866
SYSCFG_TypeDef::SKR
__IO uint32_t SKR
Definition: stm32l475xx.h:871
SYSCFG_TypeDef::MEMRMP
__IO uint32_t MEMRMP
Definition: stm32l475xx.h:865
SYSCFG_TypeDef::SCSR
__IO uint32_t SCSR
Definition: stm32l475xx.h:868
SYSCFG_TypeDef::CFGR2
__IO uint32_t CFGR2
Definition: stm32l475xx.h:869
TIM_TypeDef
TIM.
Definition: stm32l475xx.h:880
TIM_TypeDef::DIER
__IO uint32_t DIER
Definition: stm32l475xx.h:884
TIM_TypeDef::CCMR2
__IO uint32_t CCMR2
Definition: stm32l475xx.h:888
TIM_TypeDef::CCER
__IO uint32_t CCER
Definition: stm32l475xx.h:889
TIM_TypeDef::EGR
__IO uint32_t EGR
Definition: stm32l475xx.h:886
TIM_TypeDef::CCR3
__IO uint32_t CCR3
Definition: stm32l475xx.h:896
TIM_TypeDef::SMCR
__IO uint32_t SMCR
Definition: stm32l475xx.h:883
TIM_TypeDef::CCR5
__IO uint32_t CCR5
Definition: stm32l475xx.h:903
TIM_TypeDef::BDTR
__IO uint32_t BDTR
Definition: stm32l475xx.h:898
TIM_TypeDef::CCR6
__IO uint32_t CCR6
Definition: stm32l475xx.h:904
TIM_TypeDef::CNT
__IO uint32_t CNT
Definition: stm32l475xx.h:890
TIM_TypeDef::OR2
__IO uint32_t OR2
Definition: stm32l475xx.h:905
TIM_TypeDef::OR3
__IO uint32_t OR3
Definition: stm32l475xx.h:906
TIM_TypeDef::CCR4
__IO uint32_t CCR4
Definition: stm32l475xx.h:897
TIM_TypeDef::OR1
__IO uint32_t OR1
Definition: stm32l475xx.h:901
TIM_TypeDef::PSC
__IO uint32_t PSC
Definition: stm32l475xx.h:891
TIM_TypeDef::RCR
__IO uint32_t RCR
Definition: stm32l475xx.h:893
TIM_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:881
TIM_TypeDef::DMAR
__IO uint32_t DMAR
Definition: stm32l475xx.h:900
TIM_TypeDef::CCR2
__IO uint32_t CCR2
Definition: stm32l475xx.h:895
TIM_TypeDef::CCR1
__IO uint32_t CCR1
Definition: stm32l475xx.h:894
TIM_TypeDef::CCMR1
__IO uint32_t CCMR1
Definition: stm32l475xx.h:887
TIM_TypeDef::CCMR3
__IO uint32_t CCMR3
Definition: stm32l475xx.h:902
TIM_TypeDef::ARR
__IO uint32_t ARR
Definition: stm32l475xx.h:892
TIM_TypeDef::DCR
__IO uint32_t DCR
Definition: stm32l475xx.h:899
TIM_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:885
TIM_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:882
TSC_TypeDef
Touch Sensing Controller (TSC)
Definition: stm32l475xx.h:915
TSC_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:918
TSC_TypeDef::IOHCR
__IO uint32_t IOHCR
Definition: stm32l475xx.h:920
TSC_TypeDef::IOGCSR
__IO uint32_t IOGCSR
Definition: stm32l475xx.h:928
TSC_TypeDef::RESERVED2
uint32_t RESERVED2
Definition: stm32l475xx.h:923
TSC_TypeDef::IER
__IO uint32_t IER
Definition: stm32l475xx.h:917
TSC_TypeDef::IOCCR
__IO uint32_t IOCCR
Definition: stm32l475xx.h:926
TSC_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:919
TSC_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:916
TSC_TypeDef::RESERVED4
uint32_t RESERVED4
Definition: stm32l475xx.h:927
TSC_TypeDef::RESERVED1
uint32_t RESERVED1
Definition: stm32l475xx.h:921
TSC_TypeDef::IOASCR
__IO uint32_t IOASCR
Definition: stm32l475xx.h:922
TSC_TypeDef::RESERVED3
uint32_t RESERVED3
Definition: stm32l475xx.h:925
TSC_TypeDef::IOSCR
__IO uint32_t IOSCR
Definition: stm32l475xx.h:924
USART_TypeDef
Universal Synchronous Asynchronous Receiver Transmitter.
Definition: stm32l475xx.h:937
USART_TypeDef::BRR
__IO uint32_t BRR
Definition: stm32l475xx.h:941
USART_TypeDef::ICR
__IO uint32_t ICR
Definition: stm32l475xx.h:948
USART_TypeDef::GTPR
__IO uint16_t GTPR
Definition: stm32l475xx.h:942
USART_TypeDef::RQR
__IO uint16_t RQR
Definition: stm32l475xx.h:945
USART_TypeDef::RESERVED2
uint16_t RESERVED2
Definition: stm32l475xx.h:943
USART_TypeDef::RESERVED3
uint16_t RESERVED3
Definition: stm32l475xx.h:946
USART_TypeDef::RESERVED4
uint16_t RESERVED4
Definition: stm32l475xx.h:950
USART_TypeDef::CR1
__IO uint32_t CR1
Definition: stm32l475xx.h:938
USART_TypeDef::ISR
__IO uint32_t ISR
Definition: stm32l475xx.h:947
USART_TypeDef::RESERVED5
uint16_t RESERVED5
Definition: stm32l475xx.h:952
USART_TypeDef::RDR
__IO uint16_t RDR
Definition: stm32l475xx.h:949
USART_TypeDef::TDR
__IO uint16_t TDR
Definition: stm32l475xx.h:951
USART_TypeDef::CR3
__IO uint32_t CR3
Definition: stm32l475xx.h:940
USART_TypeDef::RTOR
__IO uint32_t RTOR
Definition: stm32l475xx.h:944
USART_TypeDef::CR2
__IO uint32_t CR2
Definition: stm32l475xx.h:939
USB_OTG_DeviceTypeDef
USB_OTG_device_Registers.
Definition: stm32l475xx.h:1025
USB_OTG_GlobalTypeDef
USB_OTG_Core_register.
Definition: stm32l475xx.h:991
USB_OTG_GlobalTypeDef::GRXSTSP
__IO uint32_t GRXSTSP
Definition: stm32l475xx.h:1000
USB_OTG_GlobalTypeDef::GUSBCFG
__IO uint32_t GUSBCFG
Definition: stm32l475xx.h:995
USB_OTG_GlobalTypeDef::GPWRDN
__IO uint32_t GPWRDN
Definition: stm32l475xx.h:1013
USB_OTG_GlobalTypeDef::GRXFSIZ
__IO uint32_t GRXFSIZ
Definition: stm32l475xx.h:1001
USB_OTG_GlobalTypeDef::Reserved6
uint32_t Reserved6
Definition: stm32l475xx.h:1011
USB_OTG_GlobalTypeDef::GOTGCTL
__IO uint32_t GOTGCTL
Definition: stm32l475xx.h:992
USB_OTG_GlobalTypeDef::GHWCFG1
__IO uint32_t GHWCFG1
Definition: stm32l475xx.h:1008
USB_OTG_GlobalTypeDef::GADPCTL
__IO uint32_t GADPCTL
Definition: stm32l475xx.h:1015
USB_OTG_GlobalTypeDef::GHWCFG2
__IO uint32_t GHWCFG2
Definition: stm32l475xx.h:1009
USB_OTG_GlobalTypeDef::GSNPSID
__IO uint32_t GSNPSID
Definition: stm32l475xx.h:1007
USB_OTG_GlobalTypeDef::GLPMCFG
__IO uint32_t GLPMCFG
Definition: stm32l475xx.h:1012
USB_OTG_GlobalTypeDef::GINTMSK
__IO uint32_t GINTMSK
Definition: stm32l475xx.h:998
USB_OTG_GlobalTypeDef::CID
__IO uint32_t CID
Definition: stm32l475xx.h:1006
USB_OTG_GlobalTypeDef::HNPTXSTS
__IO uint32_t HNPTXSTS
Definition: stm32l475xx.h:1003
USB_OTG_GlobalTypeDef::HPTXFSIZ
__IO uint32_t HPTXFSIZ
Definition: stm32l475xx.h:1017
USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ
__IO uint32_t DIEPTXF0_HNPTXFSIZ
Definition: stm32l475xx.h:1002
USB_OTG_GlobalTypeDef::GRXSTSR
__IO uint32_t GRXSTSR
Definition: stm32l475xx.h:999
USB_OTG_GlobalTypeDef::GINTSTS
__IO uint32_t GINTSTS
Definition: stm32l475xx.h:997
USB_OTG_GlobalTypeDef::GAHBCFG
__IO uint32_t GAHBCFG
Definition: stm32l475xx.h:994
USB_OTG_GlobalTypeDef::GHWCFG3
__IO uint32_t GHWCFG3
Definition: stm32l475xx.h:1010
USB_OTG_GlobalTypeDef::GDFIFOCFG
__IO uint32_t GDFIFOCFG
Definition: stm32l475xx.h:1014
USB_OTG_GlobalTypeDef::GRSTCTL
__IO uint32_t GRSTCTL
Definition: stm32l475xx.h:996
USB_OTG_GlobalTypeDef::GOTGINT
__IO uint32_t GOTGINT
Definition: stm32l475xx.h:993
USB_OTG_GlobalTypeDef::GCCFG
__IO uint32_t GCCFG
Definition: stm32l475xx.h:1005
USB_OTG_HostChannelTypeDef
USB_OTG_Host_Channel_Specific_Registers.
Definition: stm32l475xx.h:1095
USB_OTG_HostTypeDef
USB_OTG_Host_Mode_Register_Structures.
Definition: stm32l475xx.h:1081
USB_OTG_INEndpointTypeDef
USB_OTG_IN_Endpoint-Specific_Register.
Definition: stm32l475xx.h:1052
USB_OTG_OUTEndpointTypeDef
USB_OTG_OUT_Endpoint-Specific_Registers.
Definition: stm32l475xx.h:1067
VREFBUF_TypeDef
VREFBUF.
Definition: stm32l475xx.h:960
VREFBUF_TypeDef::CCR
__IO uint32_t CCR
Definition: stm32l475xx.h:962
VREFBUF_TypeDef::CSR
__IO uint32_t CSR
Definition: stm32l475xx.h:961
WWDG_TypeDef
Window WATCHDOG.
Definition: stm32l475xx.h:970
WWDG_TypeDef::CR
__IO uint32_t CR
Definition: stm32l475xx.h:971
WWDG_TypeDef::CFR
__IO uint32_t CFR
Definition: stm32l475xx.h:972
WWDG_TypeDef::SR
__IO uint32_t SR
Definition: stm32l475xx.h:973
system_stm32l4xx.h
CMSIS Cortex-M4 Device System Source File for STM32L4xx devices.
Developed by   Centro universitário Católica de Santa Catarina